Interconnect reliability has been regarded as a discipline that must be seriously taken into account from the early design phase of integrated circuit (IC). In order to study the status and trend of the interconnect reliability, a comprehensive review of the published literatures is carried out. This can depict the global trend of ICs’ interconnect reliability and help the new entrants to understand the present situation of this area.
References
[1]
Srinivasan, J., Adve, S.V., Bose, P. and Rivers, J.A. (2004) The Impact of Technology Scaling on Lifetime Reliability. International Conference on Dependable Systems and Networks, 28 June-1 July 2004, Florence, 177-186.
https://doi.org/10.1109/DSN.2004.1311888
Oates, A.S. (2016) Interconnect Reliability Challenges for Technology Scaling: A Circuit Focus. IEEE International Interconnect Technology Conference/Advanced Metallization Conference (IITC/AMC), 23-26 May 2016, San Jose, 59-61.
https://doi.org/10.1109/IITC-AMC.2016.7507680
[4]
Jeng, S.L., Lu, J.C. and Wang, K. (2007) A Review of Reliability Research on Nanotechnology. IEEE Transactions on Reliability, 56, 401-410.
https://doi.org/10.1109/TR.2007.903188
[5]
Hu, C.M. (1993) Future CMOS Scaling and Reliability. Proceedings of the IEEE, 81, 682-689. https://doi.org/10.1109/5.220900
[6]
Tan, C.M. and Roy, A. (2007) Electromigration in ULSI Interconnects. Materials Science and Engineering: R: Reports, 58, 1-75.
https://doi.org/10.1016/j.mser.2007.04.002
[7]
Li, W., Tan, C.M. and Nagarajan, R. (2009) Dynamic Simulation of Void Nucleation during Electromigration in Narrow Integrated Circuit Interconnects. Journal of Applied Physics, 105, 014305. https://doi.org/10.1063/1.3040159
[8]
Havemann, R.H. and Hutchby, J.A. (2001) High-Performance Interconnects: An Integration Overview. Proceedings of the IEEE, 89, 586-601.
https://doi.org/10.1109/5.929646
[9]
Soden, J.M. and Anderson, R.E. (1993) IC Failure Analysis: Techniques and Tools for Quality and Reliability Improvement. Proceedings of the IEEE, 81, 703-715.
https://doi.org/10.1109/5.220902
[10]
Nevliudov, I., Razumov-Fryziuk, I. and Palahin, V. (2017) Improved Reliability of Interconnects of Electronic Components. International Conference on Information and Telecommunication Technologies and Radio Electronics (UkrMiCo), 11-15 September 2017, Odessa Ukraine, 1-5.
[11]
Wang, P., Takizawa, S., He, D., Ge, F., Wang, O., Ye, F., Liang, P. and Tan, K.G. (2017) DDR4 Dual-Contact Interconnect Methodology, Component, and Board Level Reliability. 18th International Conference on Electronic Packaging Technology, Harbin, 16-19 August 2017, 1337-1344.
[12]
Dimagiba, R.R., Ganapathysubramanian, S. and Modi, M. (2006) A Review of First Level Interconnect Modeling Methodology. Proceedings of 31st Annual International Electronic Manufacture Technology Conference, 8-10 November 2006, Malaysia, 529-533.
[13]
Kamon, M., Marques, N., Massoud, Y., Silveira, L. and White, J. (1999) Interconnect Analysis: From 3D Structures to Circuit Models. Proceedings 36th Design Automation Conference, New Orleans, 21-25 June 1999, 910-914.
[14]
Black, J.R. (1967) Mass Transport of Aluminum by Momentum Exchange with Conducting Electrons. IEEE International Reliability Physics Symposium, San Jose, 17-21 April 2005, 148-159.
[15]
Huntington, H.B. and Grone, A.R. (1961) Current-Induced Marker Motion in Gold Wires. Journal of Physics and Chemistry of Solids, 20, 76-87.
https://doi.org/10.1016/0022-3697(61)90138-X
[16]
Lee, S. and Oates, A.S. (2006) Identification and Analysis of Dominant Electromigration Failure Modes in Copper/Low-k Dual Damascene Interconnects. Annual IEEE International Reliability Physics Symposium Proceedings, San Jose, 26-30 March 2006, 107-114.
[17]
Enver, A. and Clement, J.J. (1990) Finite Element Numerical Modeling of Currents in VLSI Interconnects. Proceedings 7th International IEEE VLSI Multilevel Interconnection Conference, Santa Clara, 12-13 June 1990, 149-156.
[18]
Tan, C.M., Hou, Y. and Li, W. (2007) Revisit to the Finite Element Modeling of Electromigration for Narrow Interconnects. Journal of Applied Physics, 102, 33705.
https://doi.org/10.1063/1.2761434
[19]
Tan, C.M., Li, W., Gan, Z.H. and Hou, Y. (2011) Applications of Finite Element Methods for Reliability Studies on ULSI Interconnections. Microelectronics Reliability, 52, 1539-1545. https://doi.org/10.1016/j.microrel.2011.09.015
[20]
Rzepka, S., Meusel, E., Korhonen, M.A. and Li, C.Y. (1999) 3D Finite Element Simulator for Migration Effects Due to Various Driving Forces in Interconnect Lines. Proceedings of 5th International Workshop in Stress Induced Phenomena in Metallization, Stuttgart, June 1999, 150-161.
[21]
Weide-Zaage, K., Dalleau, D., Danto, Y. and Fremont, H. (2007) Dynamic Void Formation in a DD Copper Structure with Different Metallization Geometry. Microelectronics Reliability, 47, 319-325.
https://doi.org/10.1016/j.microrel.2006.09.012
[22]
Che, F.X., Zhang, X., Zhu, W.H. and Chai, T.C. (2008) Reliability Evaluation for Copper/Low-k Structures Based on Experimental and Numerical Methods. IEEE Transactions on Device and Materials Reliability, 8, 455-463.
https://doi.org/10.1109/TDMR.2008.2002345
[23]
He, F.F. and Tan, C.M. (2010) Circuit Level Interconnect Reliability Study using 3D Circuit Model. Microelectronics Reliability, 50, 376-390.
[24]
Lin, Q., Fu, H.P., He, F.F. and Cheng, Q.F. (2016) Interconnect Reliability Analysis for Power Amplifier Based on Artificial Neural Networks. Journal of Electronic Testing Theory and Applications, 32, 481-489.
https://doi.org/10.1007/s10836-016-5606-0
[25]
Lin, Q., Fu, H.P., Na, W.C., He, F.F., Li, X., Cheng, Q.F. and Zhu, Y.Y. (2016) Interconnect Reliability Analysis of ULSI using Automated Model Generation Algorithm. International Journal of RF and Microwave Computer-Aided Engineering, 26, 481-488.
[26]
Ahn, W., Zhang, H., Shen, T., Christiansen, C., Justison, P., Shin, S. and Alam, M.A. (2017) A Predictive Model for IC Self-Heating Based on Effective Medium and Image Charge Theories and Its Implications for Interconnect and Transistor Reliability. IEEE Transactions on Electron Devices, 64, 3555-3562.
[27]
Lu, T.J. and Jin, J.M. (2016) Multiphysics Simulation for the Reliability Analysis of Large-Scale Interconnects. IEEE Electrical Design of Advanced Packaging and Systems, Honolulu, 14-16 December 2016, 215-217.
[28]
Meng, K. and Joseph, R. (2006) Process Variation Aware Cache Leakage Management. International Symposium on Low Power Electronics and Design, Tegernsee, 4-6 October 2006, 262-267.
[29]
Lin, M.-H. and Oates, A.S. (2011) The Effects of Al Doping and Metallic-Cap Layers on Electromigration Transport Mechanisms in Copper Nanowires. IEEE Transactions on Device and Materials Reliability, 11, 540-547.
https://doi.org/10.1109/TDMR.2011.2163313
[30]
Devaney, J.R. (1970) Investigation of Current-Induced Mass Transport in thin Metal Conducting Stripes. 8th Reliability Physics Symposium, Las Vegas, 7-10 April 1970, 127-132.
[31]
Roy, A., Tan, C.M., Kumar, R. and Chen, X.T. (2005) Effect of Test Condition and Stress Free Temperature on the Electromigration Failure of Cu Dual Damascene Submicron Interconnect Line-Via Test Structures. Microelectronics Reliability, 45, 1443-1448.
[32]
Ogawa, E.T., et al. (2002) Electromigration Reliability Issues in Dual-Damascene Cu Interconnections. IEEE Transactions on Reliability, 51, 403-420.
https://doi.org/10.1109/TR.2002.804737
[33]
Zhao, B. (1998) Advanced Interconnect Systems for ULSI Technology. Proceedings 5th International Conference on Solid-State and Itegrated Circuit Technology, Beijing, 23 October 1998, 43-46.
[34]
Ho, P.S., Lee, K.-D., Sean, Y. and Wang, G.T. (2004) Reliability Challenges and Recent Advances for Cu Interconnects. Proceedings of the 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, Brussels, 10-12 May 2004, 15-16.
[35]
Meindl, J.D. (2003) Beyond Moore’s Law: The Interconnect Era. Computing in Science & Engineering, 5, 20-24. https://doi.org/10.1109/MCISE.2003.1166548
