David A Patterson.Computer Architecture A Quantitative Approach[M].北京:机械工业出版社,1999.
[3]
Chin-Liang Wang.High-throughput VLSI architectures for the 1-D and 2-D DCT[J].IEEE Transactions on Circuits and Systems for Video Technology,1995,5 (1):31-40.
[4]
C T Chiu.Real-time parallel and fully pipelined 2-DCT lattice structures with application to HDTV systems[J].IEEE Transactions on Circuits and Systems for Video Technology,1992,2(3):25-37.
Joseph Y Lee,Hugh L Gravin,Charles W Slayman.A high-speed high-density silicon 8×8-bit parallel multiplier[J].IEEE Journal of Solid-State Circuits,1987,22(1):35-40.
[8]
N Nagamatsu,S Tanaka,J Mori,K Hirano.A 15ns 32*32 bit CMOS multiplier with an improved parallel structure[J].IEEE Journal of Solid-State Circuits,1990,25(2):494-497.
[9]
U Totzek.Two-Dimensional DCT with Linear Arrays[M].Prc.Int.Conf.Systolic Arrays.Kerry,Ireland.Hertfordshire:Prentice-Hall,1989.
[10]
W Ma.2-D DCT systolic arrays implementation[J].Electron.Letters,1991,27(1):201-202.
