Zhang Xiaowei,Hu Qingsheng.A 6.25Gbps CMOS 10B/8B decoder with pipelined architecture[J].Journal of semiconductors,2011,32(4):045009-1-4.
[2]
Zhao Wenhu,Wang Zhigong.A CMOS word alignment configurable transceiver for multi-standard fiber communication systems[J].Chinese Journal of Electronics,2008,17(2):386-388.
[3]
Jayesh Patil,Lili He,Morris Jones.Clock and data recovery for a 6 Gbps SerDes receiver[A].Conference on Computer Science and Information Technology[C].Chengdu:IEEE,2010.217-221.
[4]
Sally Safwat,Ezz El-Din Hussein,Maged Ghoneima,et al.A 12Gbps all digital low power SerDes transceiver for on-chip networking circuits and systems[A].International Symposium on Circuits and Systems[C].Rio de Janeiro:IEEE,2011.1419-1422.
[5]
Mike Harwood,Steffen Nielsen,Andre Szczepanek,et al.A 225mW 28Gb/s SerDes in 40nm CMOS with 13dB of analog equalization for 100GBASE-LR4 and optical transport lane 4.4 applications[A].2012 IEEE International Solid-State Circuits Conference Digest of Technical Papers[C].San Francisco:IEEE,2012.326-327.
[6]
Jri Lee,Behzad Razavi.A 40-Gb/s clock and data recovery circuit in 0.18μm CMOS technology[J].IEEE Journal of Solid-State Circuits,2003,38(12):2181-2190.
[7]
Young-Ho Kwak,Yongtae Kim,Sewook Hwang,et al.A 20 Gb/s clock and data recovery with a ping-pong delay line for unlimited phase shifting in 65nm CMOS process[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2013,60(2):303-313.
[8]
Arash Zargaran-Yazd,Shahriar Mirabbasi.12.5-Gb/s full-rate CDR with wideband quadrature phase shifting in data path[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2013,60(6):297-301.
[9]
Ansgar Pottb？cker,Ulrich Langmann,Hans-Ulrich Schreiber.A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s[J].IEEE Journal of Solid-State Circuits,1992,27(12):1747-1751.
[10]
Zhou Mingzhu,Sun Lingling,Wang Guangyi,et al.Designing 3.125GHz bang-bang PLL for clock recovery in 6.25 Gbps backplane communication receiver[A].2010 International Conference on Microwave and Millimeter Wave Technology[C].Chengdu:IEEE,2010.639-942.
[11]
Jafar Savoj,Behzad Razavi.A 10-Gb/s CMOS clock and data recovery circuit with a half-rate Binary phase/frequency detector[J].IEEE Journal of Solid-State Circuits,2003,38(1):13-21.
[12]
Yung Sern Tan,Kiat Seng Yeo,Chirn Chye Boon,et al.A dual-loop clock and data recovery circuit with compact quarter-rate CMOS linear phase fetector[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2012,59(6):1156-1167.
[13]
王勇，姚宏颖，王子宇.基于锁相环的10.709 Gbit/s时钟数据再生模块[J].电子学报，2005,33(8):1509-1511. Wang Yong,Yao Hong-ying,Wang Zi-yu.10.709 Gbit/s CDR based on phase locked loop[J].Acta Electronica Sinica,2005,33(8):1509-1511.(in Chinese)
[14]
Chang-Lin Hsieh,Hong-Lin Chu,Shen-Iuan Liu.A 10Gb/s inductorless quarter-rate clock and data recovery circuit in 0.13μm CMOS[A].IEEE Asian Solid-State Circuits Conference[C].Taipei：IEEE,2009.165-168
Wang Junfeng,Feng Jun,Li Yihui,et al.11.6-GHz 0.18μm monolithic CMOS phase-locked loop[J].Journal of Southeast University (English Edition),2007,23(1):35-38.
[17]
潘敏,冯军.低功耗0.18μm 10Gbit/s CMOS 1:4分接器设计[J].东南大学学报(自然科学版),2013,43(2):274-278. Pan Min,Feng Jun.Design of low-power 10Gbit/s 1:4 demultiplexer in 0.18μm CMOS[J].Journal of Southeast University (Natural Science Edition),2013,43(2):274-278.(in Chinese)
