CHENGY, ZHANG L, HAN Y, et al.Wrapper chain design for testing tsvs minimization in circuit-partitioned 3D SoC[A].Proceedings of Asian Test Symposium[C].Piscataway:IEEE Press, 2011.181-186.
[2]
LEWIS D L, PANTH S, ZHAO X, et al.Designing 3D test wrappers for pre-bond and post-bond test of 3D embedded cores[A].Proceedings of International Conference on Computer Design[C].Piscataway:IEEE Press, 2011.90-95.
[3]
IYENGAR V, CHAKRABARTY K, MARINISSEN E J.Test wrapper and test access mechanism co-optimization for system-on-a-chip[J].Journal of Electronic Testing:Theory and Applications, 2002, 18(2):213-230.
[4]
邓立宝, 乔立岩, 俞洋, 彭喜元.基于差值二次分配的扫描链平衡算法[J].电子学报, 2012, 40(2):338-343. DENG Li-bao, QIAO Li-yan, YU Yang, PENG Xi-yuan.Wrapper scan chains balance algorithm base on twice-assigned method by the chains difference[J].Acta Electronica Sinica, 2012, 40(2):338-343.(in Chinese)
[5]
AGARWAL V, Hrishikesh M S, KECKLER S W, et al.Clock rate versus IPC:The end of the road for conventional microarchitectures[A].Proceedings of International Symposium on Computer Architecture[C].New York:ACM Press, 2000.248-259.
[6]
DAVIS WR, WILSON J, MICK S, et al.Demystifying 3D ICs:The pros and cons of going vertical[J].IEEE Design and Test of Computers, 2005, 22(6):498-510.
[7]
BANERJEE K, SOURI S J, KAPUR P, et al.3-D ICs:A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration[J].Proceedings of the IEEE, 2001, 89(5):602-633.
[8]
LEE H H S, CHAKRABARTY K.Test challenges for 3D integrated circuits[J].IEEE Design & Test of Computers, 2009, 26(5):26-35.
[9]
LEWIS D L, LEE H H S.A scan-island based design enabling pre-bond testability in die-stacked microprocessors[A].Proceedings of International Test Conference[C].Piscataway:IEEE Press, 2007.1-8.
[10]
LI J, XIANG D.DfT optimization for pre-bond testing of 3D-SICs containing TSVs[A].Proceedings of International Conference on Computer Design[C].Piscataway:IEEE Press, 2010.474-479.
[11]
WU X, FALKENSTERN P, XIE Y.Scan chain design for three-dimensional integrated circuits(3D ICs)[A].Proceedings of International Conference on Computer Design[C].Piscataway:IEEE Press, 2007.208-214.
[12]
XIANG D, SHEN K, DENG Y.A thermal-driven test application scheme for 3-dimensional ICs[A].Proceedings of Asian Test Symposium[C].Piscataway:IEEE Press, 2012.101-106.
[13]
KIM D H, MUKHOPADHYAY S, LIM S K.Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs[A].Proceedings of International Workshop on System Level Interconnect Prediction[C].New York:ACM Press, 2009.85-92.
[14]
PAN D Z, LIM S K, ATHIKULWONGSE K, et al.Design for manufacturability and reliability for TSV-based 3D ICs[A].Proceedings of Asia and South Pacific Design Automation Conference[C].Piscataway:IEEE Press, 2012.750-755.
[15]
HSIEH A C, HWANG T, CHANG M T, et al.TSV redundancy:Architecture and design issues in 3D IC[A].Proceedings of Design, Automation, and Test in Europe[C].Piscataway:IEEE Press, 2010.166-171.
[16]
NOIA B, CHAKRABARTY K, XIE Y.Test-wrapper optimization for embedded cores in TSV-based three-dimensional SoC[A].Proceedings of International Conference on Computer Design[C].Piscataway:IEEE Press, 2009.70-77.
