Huang Yu-Jen,Li Jin-Fu,Chen Ji-Jan,et al.A built-in self-test scheme for the post-bond test of TSVs in 3D ICs[A].Proc of IEEE 29th VLSI Test Symposium (VTS)[C].Dana Point,California,USA,2011.20-25.
[2]
H Lee,K Chakrabarty.Test challenges for 3D integrated circuits[J].IEEE Design & Test of Computers,2009,26(5):26-35.
[3]
E J Marinissen,Y Zorian.Testing 3D chips containing through-silicon vias[A].Proc of International Test Conference[C].Austin,Texas USA,2009.1-11.
[4]
Chang Hao,Liang Huaguo,Li Yang,et al.Optimized stacking order for 3D-stacked ICs considering the probability and cost of failed bonding[A].Proc of International Symposium on VLSI Design,Automation and Test (VLSI-DAT)[C].Hsinchu,Taiwan,2014.283-286.
Hsu Chih-Yao,Kuo Chun-Yi,J.C.M.et al.3D IC test scheduling using simulated annealing[A].Proc of International Symposium on VLSI Design,Automation and Test (VLSI-DAT)[C].Hsinchu,Taiwan,2012.1-4.
Cheng Yuanqing,Zhang Lei,Han Yinhe,et al.Wrapper chain design for testing TSVs minimization in circuit-partitioned 3D SoC[A].Proc of the 20th Asian Test Symposium (ATS)[C].New Delhi,India,2011.181-186.
[9]
B Noia,K Chakrabarty.Pre-bond testing of die logic and TSVs in high performance 3D-SICs[A].Proc of IEEE International 3D System Integration Conference[C].Osaka,Japan,2012.1-5.
[10]
Jiang Li,Huang Lin,Xu Qiang.Test architecture design and optimization for three-dimensional SoCs[A].Proc of Design,Automation & Test in Europe Conference & Exhibition[C].Nice,France,2009.220-225.
[11]
B Noia,K Chakrabarty,S K Goel,et al.Test-architecture optimization and test scheduling for TSV-based 3-D stacked ICs[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2011,30(11):1705-1718.
