Wijeratne S B, Siddaiah N, Mathew S K. A 9GHz 65nm Intel○ R pentium 4 processor integer execution unit[J]. IEEE Journal of Solid-State Circuits, 2007,42(1):26-37.
[2]
Mathew S, Anders M, Krishnamurthy R K. A 4GHz 130nm address generation unit with 32-bit sparse-tree adder core[J]. IEEE Journal of Solid-State Circuits, 2003,38(5):689-695.
[3]
Mathew S K, Anders M A, Bloechel B. A 4GHz 300mW 64-bit integer execution ALU with dual supply voltages in 90nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2005,40(1):44-51.
[4]
Sung Raymond Jit-Hung, Elliott D G. Clock-logic domino circuits for high-speed and energy-efficient microprocessor pipelines[J]. IEEE Transactions on Circuits and Systems, 2007,54(5):460-464.
[5]
Yee Gin, Sechen C. Clock-delayed domino for adder and combination logic design //Proceedings of International Conference on Computer Design: VLSI in Computers and Processors. Austin, USA:IEEE, 1996:332-337.
[6]
Harris D, Horowitz M A. Skew-tolerant domino circuits[J]. IEEE Journal of Solid-State Circuits, 1997,32(11):1702-1711.
[7]
Kogge P, Stone H S. A parallel algorithm for the efficient solution of a general class of recurrence equations[J]. IEEE Transactions on Comput, 1973,C-22(8):786-793.
[8]
Wang Jinnshyan, Shieh Shangjyh, Yeh Chingwei. Pseudo-footless CMOS domino logic circuits for high-performance VLSI designs //IEEE International Symposium on Circuits and Systems (ISCAS). Honolulu, USA: IEEE, 2004:23-26.
[9]
Stasiak D L, Mounes-Toussi F, Storino S N. A 440ps 64bit adder in 1.5V/0.18μm partially depleted SOI technology[J]. IEEE Journal of Solid-State Circuits, 2001,36(10):1559-1564.
