Luo Xiaorong, Wang Yuangang, Deng Hao. Novel low-k dielectric buried layer high voltage LDMOS on partial SOI[J]. IEEE Transactions on Electron Devices, 2010,57(2):535-538.
[2]
Li Qi, Li Zhaoji, Zhang Bo. Analytical model for the surface electrical field distributions of double RESURF devices with surface implanted p-top region[J]. Acta Physica Sinica, 2007,56(11):6660-6665.
[3]
Hardikar S, Souza M M D, Xu Y Z. A novel double resurf LDMOS for HVIC\'s[J]. Microelectronics Journal, 2004,35:305-310.
[4]
Disney D R. A new 600 V lateral PMOS device with a buried conduction layer //Proceedings of International Symposium on Power Semiconductor Devices and Ics. Cambridge, UK: , 2003:41-44.
[5]
Kumar M J, Sithanandam R. Extended P+ stepped gate LDMOS for improved performance[J]. IEEE Transactions on Electron Devices, 2010,57(7):1719-1724.
[6]
Park I Y, Choi Y I, Chung S K. Numerical analysis on the LDMOS with a double epi-layer and trench electrodes[J]. Microelectronics Journal, 2001,32:497-502.
[7]
Li Qi, Zhu Jingluan, Wang Weidong, et al. A novel thin drift region device with field limiting rings in substrate[J]. Chinese Physics B, 2011,20(11):117-202.
[8]
Duan Baoxing, Yang Yingtang. Low specific on-resistance power MOS transistor with multilayer carrier accumulation breaks the limit line of silicon[J]. IEEE Transactions on Electron Devices, 2011,58(7):2057-2060.
[9]
Wang Wenlian, Zhang Bo, Chen Wanjun. High voltage SOI SJ-LDMOS with dynamic back-gate voltage[J]. Electronics Letters, 2009,45(4):233-234.
[10]
Appels J A, Collet M G, Hart P A H, et al. Thin layer high-voltage devices(RESURF devices)[J]. Philips Journal of Research, 1979,35(1):1-13.
[11]
Baliga B J. Trend in power semiconductors[J]. IEEE Trans on Electron Device, 1996,43(10):1717-1731.
