Lan L, Zeng L Q, Tai Y Y, et al. Constructions of quasi-cyclic LDPC codes for the AWGN and binary erasure channels based on finite fields and affine mappings [C]//Proceedings of 2005 IEEE International Symposium on Information Theory (ISIT). Adelaide, Australia: Institute of Electronical and Electronics Engineerings, 2005:2285-2289.
[2]
Charot F, Wolinski C, Fau N, et al. A parallel and modular architecture for 802.16e LDPC WDES [C]//Proceedings of 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools(DSD). Parma, Italy: IEEE, 2008:418-421.
[3]
Zhang Tong, Parhi K K. A 54Mbps(3,6)-REGULARFP GA LDPC decoder [C]//Proceedings of IEEE Workshop on Signal Processing Systems (SPIS\'02). San Diegoi: IEEE, 2002:127-132.
[4]
Zhang J, Fossorier M. A modified weighted bit-flipping decoding of low-density parity-check codes[J]. IEEE Commun Lett, 2004,8(3):165-167.
[5]
Fossorier M, Mihaljevic M, Imai H. Reduced complexity iterative decoding of low density parity check codes based on belief propagation[J]. IEEE Trans on Communications, 1999,47(5):673-680.
