全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

一种图形光栅的硬件实现算法

DOI: 10.11834/jig.20090130

Keywords: 3D图形,图形光栅,硬件实现,像素块

Full-Text   Cite this paper   Add to My Lib

Abstract:

提出了一种面向嵌入式平台的图形光栅的硬件实现算法。将三角面包围盒内的像素分成多个规则像素块,在像素块基础上进行扫描转换和像素插值以及透视校正。在对算法做了大量优化后,用FPGA(现场可编程门阵列)对算法进行了实现和验证。与传统的光栅算法相比,提出的算法提高了像素命中率,减小了计算复杂度,降低了硬件成本。验证结果表明,算法渲染的图形质量达到OpenGL?ES1.1渲染效果;在一般场景下的渲染速度达到30帧/秒,满足实时渲染要求;在XilinxFPGAVertex2Pxc2vp30-7ff89上的综合资源为5545个Slice,硬件消耗较小。

References

[1]  TomasAkenine-Moller EricHaines著 普建涛译.实时计算机图形学[M] 第2版[M].北京:北京大学出版社,2004.
[2]  Akeley Kurt, Jermoluk Tom. High Performance polygon rendering [J]. Computer Graphics,1988, 22(4) : 239-246.
[3]  Yu Jiang-yi. Scan Converting Triangles-Lecture 06 CISC 440/640 Spring 2007 [EB/OL]. http://www. cis. udel. edu/- yu/Teaching/ CISC4 40_07S/handouts/Lecture06. pdf.
[4]  Wailer Marcus, Ewins Jon, White Martin,et al. Efficient primitive traversal using adaptive linear edge function algorithms [J]. Computer Graphics, 1999,23 : 365-375.
[5]  McCormack Joel, McNamara Robert. Tiled polygon traversal using half-plane edge functions [ A]. In: Proceedings of the 2000 SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware [C] , Interlaken, Switzerland, 2000 : 15-21.
[6]  ATI Technologies Incorporation Radeon X800: 3D Architecture Whitepaper [EB/OL] . http ://ati. de/products/radeonx800/Radeon X800 Architecture WhitePaper. pdf.
[7]  Moya Victor, Gonzalez Carlos, Roca Jordi, et al. A cycle-level execution-driven simulator for modem GPU architectures [ A ]. In: IEEE International Symposium on Performance Analysis of Systems and Software[C], Austin, Texas, USA, 2006 : 231-241.
[8]  JamesD Foley等著 唐泽圣 董上海等译.计算机图形学原理及实践:C语言描述[M] 第2版[M].北京:机械工业出版社,2004.
[9]  Kugler Ander. The setup for triangle rasterization [ A ]. In: Proceedings of the 11^th Eurographics Workshop on Computer Graphics Hardware [C], Poitiers, France, 1996:49-58.
[10]  Pineda Juan. A parallel algorithm for polygon rasterization [ A]. In: Proceedings of ACM SIGGRAPH 1988 [C], Atlanta, Georgia, USA, 1988 : 17-20.
[11]  PowerVR . PowerVR White Paper: 3D Graphical Processing[EB/OL]. http ://www. powervr., com/pdf/TBR3D. pdf.
[12]  Park Woo-chan, Lee Kil-whan, Kim II-san,et al. An effective pixel rasterization pipeline architecture for 3D rendering processors [J]. IEEE Transactions on Computers, 2003,52 ( 11 ) : 1501-1508.
[13]  Oberman Stuart, Siu Michael A high-performance area-efficient multifunction interpolator [ A]. In: IEEE Symposium on Computer Arithmetic[C], Cape Cod, MA, USA, 2005: 272-279.
[14]  Blythe David, Munshi Aaftab, Common/Common-Lite Profile Leech Munshi Joe. OpenGL ES Specification Version 1.1. 10 ( Full Specification) [EB/OL]. http://www.khronos. org/registry/gles/ specs/ 1. 1/es_full_spec. 1. 1. 10. pdf.
[15]  Akenine Moller Tomas, Strum Jacob. Graphics for the masses: A hardware rasterization architecture for mobile phones [J]. ACM Transactions of Graphics, 2003,22 (3) : 801-808.
[16]  Crisu Dan, Cotofana Sorin D, Vassiliadis Stamatis,et al. GRAAL - A development framework for embedded graphics accelerators [ A ] In : Proceedings of Design, Automation and Test in Europe [C], Paris France, 2004: 1366-1367.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133