AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION SEQUENCES

Pulse compression technique is most widely used in radar and communication areas. Its implementationrequires an opti-mized and dedicated hardware. The real time implementation places several constraintssuch as area occupied, power con-sumption, etc. The good design needs optimization of these constraints.This paper concentrates on the design of optimized model which can reduce these. In the proposedarchitecture a single chip is used for generating the pulse compression se-quence like BPSk, QPSk, 6-PSKand other Polyphase codes. The VLSI architecture is implemented on the Field Programm-able Gate Array(FPGA) as it provides the flexibility of reconfigurability and reprogrammability .It was found that the proposedarchitecture has generated the pulse compression sequences efficiently while improving some of theparameters like area, power consumption and delay when compared to previous methods.