Reduction of Bus Transition for Compressed Code Systems

Low power VLSI circuit design is one of the most important issues in present day technology. One of theways of reducing power is to reduce the number of transitions on the bus. The main focus here is to presenta method for reducing the power consumption of compressed-code systems by inverting the bits that aretransmitted on the bus. Compression will generallyincrease bit-toggling, as it removes redundancies fromthe code transmitted on the bus. Arithmetic codingtechnique is used for compression /decompression andbit-toggling reduction is done by using shift invert coding technique. Therefore, there is also an additionalchallenge, to find the right balance between compression ratio and the bit-toggling reduction. Thistechnique requires only 2 extra bits for the low Power coding, irrespective of the bit-width of the bus forcompressed data