Modern “smart” CMOS sensors have penetrated into various applications, such as surveillance systems, bio-medical applications, digital cameras, cellular phones and many others. Reducing the power of these sensors continuously challenges designers. In this paper, a low power global shutter CMOS image sensor with Wide Dynamic Range (WDR) ability is presented. This sensor features several power reduction techniques, including a dual voltage supply, a selective power down, transistors with different threshold voltages, a non-rationed logic, and a low voltage static memory. A combination of all these approaches has enabled the design of the low voltage “smart” image sensor, which is capable of reaching a remarkable dynamic range, while consuming very low power. The proposed power-saving solutions have allowed the maintenance of the standard architecture of the sensor, reducing both the time and the cost of the design. In order to maintain the image quality, a relation between the sensor performance and power has been analyzed and a mathematical model, describing the sensor Signal to Noise Ratio (SNR) and Dynamic Range (DR) as a function of the power supplies, is proposed. The described sensor was implemented in a 0.18 um CMOS process and successfully tested in the laboratory. An SNR of 48 dB and DR of 96 dB were achieved with a power dissipation of 4.5 nW per pixel.
References
[1]
Fish, A.; Yadid-Pecht, O. Low-Power Smart CMOS Image Sensors. Proceedings of the IEEE International Symposium on Circuits and Systems, Seattle, WA, USA, 18–21 May 2008; pp. 1408–1411.
[2]
Chae, Y.; Cheon, J.; Lim, S.; Lee, D.; Kwon, M.; Yoo, K.; Jung, W.; Lee, D.-H.; Ham, S.; Han, G. A 2.1Mpixel 120frame/s CMOS Image Sensor with Column-parallel ΔΣ ADC Architecture. Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, 7–11 February 2010; pp. 394–395.
[3]
Hanson, S.; Zhi, Y.F.; Blaauw, D.; Sylvester, D. A 0.5 V sub-microwatt CMOS image sensor with pulse-width modulation read-out. J. IEEE Solid-State Circuit. 2010, 45, 759–767, doi:10.1109/JSSC.2010.2040231.
[4]
Cho, K.; Lee, D.; Lee, J.; Han, G. Sub-1-V CMOS image sensor using time-based readout circuit. IEEE Trans. Electron Devices 2010, 57, 222–227, doi:10.1109/TED.2009.2035194.
[5]
Ignjatovic, Z.; Maricic, D.; Bocko, M.F. Low power, high dynamic range CMOS image sensor employing pixel-level oversampling ΣΔ analog-to-digital conversion. IEEE Sens. J. 2012, 12, 737–746, doi:10.1109/JSEN.2011.2158818.
[6]
Belenky, A.; Fish, A.; Spivak, A.; Yadid-Pecht, O. A snapshot CMOS image sensor with extended dynamic range. IEEE Sens. J. 2009, 9, 103–111, doi:10.1109/JSEN.2008.2011073.
[7]
Lim, S.; Lee, J.; Kim, D.; Han, G. A High-Speed CMOS image sensor with column-parallel two-step single-slope ADCs. IEEE Trans. Electron Devices 2009, 56, 393–398, doi:10.1109/TED.2008.2011846.
[8]
Dongsoo, K.D.; Fu, Z.-m.; Joon, H.P.; Culurciello, E. A 1-mW CMOS temporal-difference AER sensor for wireless sensor networks. IEEE Trans. Electron Devices 2009, 56, 2586–2593, doi:10.1109/TED.2009.2030591.
[9]
Lin, J.-F.; Chang, S.-J.; Chiu, C.-F.; Tsai, H.-H.; Wang, J.-J. Low-Power and wide-bandwidth cyclic ADC with capacitor and opamp reuse techniques for CMOS image sensor application. IEEE Sens. J. 2009, 9, 2044–2054, doi:10.1109/JSEN.2009.2033198.
[10]
Xu, C.; Ki, W.-H.; Chan, M. A low-voltage CMOS Complementary Active Pixel Sensor (CAPS) fabricated using a 0.25 μm CMOS technology. IEEE Electron. Device Lett. 2002, 23, 398–400, doi:10.1109/LED.2002.1015213.
Tang, F.; Bermak, A. An 84 pW/Frame per pixel current-mode CMOS image sensor with energy harvesting capability. IEEE Sens. J. 2012, 12, 720–726, doi:10.1109/JSEN.2011.2138128.
[13]
Yadid-Pecht, O.; Belenky, A. In-pixel autoexposure CMOS APS. IEEE J. Solid-State Circuit. 2003, 38, 1425–1428, doi:10.1109/JSSC.2003.811984.
[14]
Wang, A.; Calhoun, H.B.; Chandrakasan, A. Sub-Threshold Design for Ultra Low-Power Systems; Springer: New York, NY, USA, 2006.
[15]
Calhoun, B.H.; Chandrakasan, A.P. A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. IEEE J. Solid State Circuit. 2007, 42, 680–688, doi:10.1109/JSSC.2006.891726.
[16]
Kim, T.-H.; Liu, J.; Kim, C.H. An 8T Subthreshold SRAM Cell Utilizing Reverse Short Channel Effect for Write Margin and Read Performance Improvement. Proceedings of the IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 16–19 September 2007; pp. 241–244.
