The design and implementation of a very fast experimental pipelining computer
The Design and Implementation of a Very Fast Experimental Pipelining Computer

The high speed potential of I.C. components can be exploited by shortening the pipeline clock period. Although there are some factors which dominate the shortening, the design of an experimental computer employs the principle of maximum time difference at the system level to determine the clock period and the integrated consideration of architecture, logic design and engineering layout to achieve a system clock period of 9.8 ns using conventional ECL chips of 2ns gate delay. The multiplier in this model, which is constructed with 0.7 ns gate delay chips, can work at a clock period of 5.5 ns. This project is partly supported by National Natural Science Foundation of China.