全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

DYNAMEM-A Microarchitecture for Improving Memory Disambiguation at Run-Time

Keywords: Instruction-level parallelism,dynamic scheduling,memory dependency
存储器
,存储相关性,调度

Full-Text   Cite this paper   Add to My Lib

Abstract:

This paper presents a new microarchitecture technique named DYNAMEM,in which memory reference instructions are dynamically scheduled and can be executed out-of-order. Load instructions can bypass store instructions specula-tively, even if the store instructions'addresses are unknown. DYNAMEM can greatly alleviate the restraints of ambiguous memory dependencies. Simulation results show that the frequency of false load is low. Mechanism has been pro-vided to repair false loads with low penalty, and to achieve precise interrupts.Discussions and experimental results show that DYNAMEM could dramatically raise instruction-level parallelism in programs without recompilation.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133