%0 Journal Article
%T DYNAMEM-A Microarchitecture for Improving Memory Disambiguation at Run-Time
%A Wang Xianzhu
%A Liao Heng
%A Li Sanli
%A <br>Wang Xianzhu
%A Liao Heng
%A Li Sanli
%J 计算机科学技术学报
%D 1996
%I 
%X This paper presents a new microarchitecture technique named DYNAMEM,in which memory reference instructions are dynamically scheduled and can be executed out-of-order. Load instructions can bypass store instructions specula-tively, even if the store instructions'addresses are unknown. DYNAMEM can greatly alleviate the restraints of ambiguous memory dependencies. Simulation results show that the frequency of false load is low. Mechanism has been pro-vided to repair false loads with low penalty, and to achieve precise interrupts.Discussions and experimental results show that DYNAMEM could dramatically raise instruction-level parallelism in programs without recompilation.
%K Instruction-level parallelism
%K dynamic scheduling
%K memory dependency<br>存储器
%K 存储相关性
%K 调度
%U http://www.alljournals.cn/get_abstract_url.aspx?pcid=5B3AB970F71A803DEACDC0559115BFCF0A068CD97DD29835&cid=8240383F08CE46C8B05036380D75B607&jid=F57FEF5FAEE544283F43708D560ABF1B&aid=16CBA246425ED72AA409B2A0B9F6105E&yid=8A15F8B0AA0E5323&vid=708DD6B15D2464E8&iid=B31275AF3241DB2D&sid=4081E94A71AB3C30&eid=1D5555D0B4345CA8&journal_id=1000-9000&journal_name=计算机科学技术学报&referenced_num=0&reference_num=3