Latency Analysis of an Improved Floating point Fused Multiply add
一种改进的浮点乘加器结构的延时分析*

This thesis estimate the delay of the critical path of an improved floating point fused multiply add (MAF) at a qualitative level, and compare it with the basic MAF implementation.