全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

0.5 μW Sub-Threshold Operational Transconductance Amplifiers Using 0.15 μm Fully Depleted Silicon-on-Insulator (FDSOI) Process

DOI: 10.3390/jlpea2020155

Keywords: sub-threshold, weak inversion, analog design, OTA, low power, FDSOI

Full-Text   Cite this paper   Add to My Lib

Abstract:

We present a low voltage, low power operational transconductance amplifier (OTA) designed using a Fully Depleted Silicon-on-Insulator (FDSOI) process. For very low voltage application down to 0.5 V, two-stage miller-compensated OTAs with both p-channel MOSFET (PMOS) and n-channel MOSFET (NMOS) differential input have been investigated in a FDSOI complementary metal oxide semiconductor (CMOS) 150 nm process, using 0.5 V threshold transistors. Both differential input OTAs have been designed to operate from the standard 1.5 V down to 0.5 V with appropriate trade-offs in gain and bandwidth. The NMOS input OTA has a simulated gain/3 dB-bandwidth/power metric of 9.6 dB/39.6 KHz/0.48 μW at 0.6 V and 46.6 dB/45.01 KHz/10.8 μW at 1.5 V. The PMOS input OTA has a simulated metric of 19.7 dB/18.3 KHz/0.42 μW at 0.4 V and 53 dB/1.4 KHz/1.6 μW at 1.5 V with a bias current of 125 nA. The fabricated OTAs have been tested and verified with unity-gain configuration down to a 0.5 V supply voltage. Comparison with bulk process, namely the IBM 180 nm node is provided and with relevant discussion on the use of FDSOI process for low voltage analog design.

References

[1]  Uchiyama, A.; Baba, S.; Nagatomo, Y.; Ida, J. Fully Depleted SOI Technology for Ultra-Low Power Digital and RF Applications. In Proceedings of the IEEE International SOI Conference, Niagara Falls, NY, USA, October 2006; pp. 15–16.
[2]  Eggermont, J.-P.; De Ceuster, D.; Flandre, D.; Gentinne, B.; Jespers, P.G.A.; Colinge, J.-P. Design of SOI CMOS operational amplifiers for applications up to 300 °C. IEEE J. Solid-State Circuits 1996, 31(2), 179–186.
[3]  Silveira, F.; Flandre, D.; Jespers, P.G.A. A gm/Id based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA. IEEE J. Solid-State Circuits 1996, 31 (9), 1314–1319.
[4]  Marshall, A.; Natarajan, S. PD-SOI and FD-SOI: A Comparison of Circuit Performance. In Proceedings of the 9thInternational Conference on Electronics, Circuits and Systems, Croatia, September 2002; pp. 15–18.
[5]  Christian, C.E.; Vittoz, E.A. Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design, 1st ed.; Wiley Press: West Sussex, UK, 2006.
[6]  Vitale, S.A.; Wyatt, P.W.; Checka, N.; Kedzierski, J.; Keast, C.L. FDSOI process technology for subthreshold-operation ultralow-power electronics. Proc. IEEE 2010, 98 (2), 333–342.
[7]  Trakimas, M.; Sonkusale, S. An adaptive resolution ADC architecture for data compression in energy constrained sensing applications. IEEE Trans. Circuit Syst.I 2011, 58 (5), 921–934.
[8]  Cauchy, X.; Andrieu, F. Questions and answers on fully depleted SOI technology for next generation CMOS nodes. Available online: http://www.soiconsortium.org (accessed in April 2010).
[9]  MITLL Low-Power FDSOI CMOS PROCESS Device Models, Rev. 2008, August 2008.
[10]  Wouters, D.J.; Colinge, J.P.; Maes, H.E. Subthreshold slope in thin-film SOI MOSFETs. IEEE Trans. Electron Devices 1990, 37 (9), 2022–2033. 20054451
[11]  Allen, P.E.; Holberg, D.R. CMOS Analog Circuit Design, 4th ed.; Oxford Univeristy Press: New York, NY, USA, 2002.
[12]  Khakifirooz, A.; Kangguo, C.; Jagannathan, B.; Kulkarni, P.; Sleight, J.W.; Shahrjerdi, D.; Chang, J.B.; Sungjae, L.; Junjun, L.; Huiming, B.; et al. Fully Depleted Extremely Thin SOI for Mainstream 20 nm Low-Power Technology and Beyond. In Proceedings of the 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, February 2010; pp. 152–153.
[13]  O'Rourke, D.M.; Abdel-Aty-Zohdy, H.S. An Operational Transconductance Amplifier in 0.18 μm SOI. In Proceedings of the 48th Midwest Symposium on Circuits and Systems, Cincinnati, OH, USA, August 2005; pp. 5–8.
[14]  Chen, C.L.; Chang, R.T.; Wyatt, P.W.; Chen, C.K.; Yost, D.R.; Knech, J.M.; Keast, C.L. Floating Body Effects on the RF Performance of FDSOI RF Amplifiers. In Proceedings of the IEEE International SOI Conference, Honolulu, HI, USA, 2005; pp. 44–46.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133