Minimizing power consumption during functional operation and during manufacturing tests has become one of the dominant requirements for the semiconductor designs in the past decade. From commercial design-for-test (DFT) tools’ point of view, this paper describes how DFT tools can help to achieve comprehensive testing of low power designs and reduce test power consumption during test application.
References
[1]
Ravi, S. Power-Aware Test: Challenges and Solutions. Proceedings of the International Test Conference, Santa Clara, CA, USA, 21–26 October 2007. Lecture 2.2.
[2]
Chickermane, V.; Gallagher, P.; Sage, J.; Yuan, P.; Chakravadhanula, K. A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Design. Proceedings of the International Test Conference, Santa Clara, CA, USA, 28–30 October 2008. Paper 9.1.
[3]
Ravikumar, C.P.; Hirech, M.; Wen, X. Test Strategies for Low Power Devices. Proceedings of the Design, Automation and Test in Europe, Munich, Germany, 10–14 March 2008; pp. 728–733.
[4]
Chakravadhanula, K.; Chickermane, V.; Keller, B.; Gallagher, P.; Gregor, S. Test Generation for State Retention Logic. Proceedings of the 17th Asian Test Symposium, Sapporo, Japan, 24–27 November 2008; pp. 237–242.
[5]
Chakravadhanula, K.; Chickermane, V.; Keller, B.; Gallagher, P.; Uzzaman, A. Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs. Proceedings of the Asian Test Symposium, Taichung, Taiwan, 23–26 November 2009; pp. 295–300.
[6]
Rearick, J.; Rodgers, R. Calibrating Clock Stretch during AC Scan Test. Proceedings of the International Test Conference, Austin, TX, USA, 8–10 November 2005. Paper 11.3.
[7]
Saxena, J.; Butler, K.M.; Jayaram, V.B.; Kundu, S. A Case Study of IR-drop in Structured At-speed Testing. Proceedings of the International Test Conference, Charlotte, NC, USA, 30 September–2 October 2003; pp. 1098–1104.
[8]
Girard, P. Survey of low-power testing of VLSI circuits. IEEE Des. Test Comput. 2002, 19, 80–90.
[9]
Chou, R.M.; Saluja, K.K.; Agrawal, V.D. Scheduling tests of VLSI systems under power constraints. IEEE Trans. Very Large Scale Integr. Syst. 1997, 5, 175–185.
[10]
Chakravarty, S.; Dabholkar, V.P. Two Techniques for Minimizing Power Dissipation in Scan Circuits during Test Applications. Proceedings of the Asian Test Symposium, Nara, Japan, 15–17 November 1994; pp. 324–329.
[11]
Almukhaizim, S.; Sinanoglu, O. Peak Power Reduction through Dynamic Partitioning of Scan Chains. Proceedings of the International Test Conference (ITC 2008), Santa Clara, CA, USA, 28–30 October 2008. Paper 9.2.
[12]
Butler, K.M.; Saxena, J.; Fryars, T.; Hetherington, G.; Jain, A.; Lewis, J. Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques. Proceedings of the International Test Conference, Charlotte, NC, USA, 26–28 October 2004; pp. 355–364.
[13]
Wen, X.; Yamashitam, Y.; Kajihara, S.; Wang, L.T.; Saluja, K.K.; Kinoshita, K. On Low-Capture-Power Test Generaion for Scan Testing. Proceedings of the VLSI Test Symposium, Calcutta, India, 18–21 December 2005; pp. 265–270.
[14]
Remersaro, S.; Lin, X.; Zhang, Z.; Reddy, S.M.; Pomeranz, I.; Rajski, J. Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs. Proceedings of the International Test Conference, Santa Clara, CA, USA, 22–27 October 2006. Paper 32.2.
[15]
Gerstendorfen, S.; Wunderlich, H.-J. Minimized Power Consumption for Scan-based BIST. Proceedings of the International Test Conference, Atlantic City, NJ, USA, 27–30 September 1999; pp. 77–84.
[16]
Lin, X.; Huang, Y. Scan shift power reduction by freezing power sensitive scan cells. J. Electron. Test. Theory Appl. 2008, 24, 327–334.
Elshoukry, M.; Tehranipoor, M. A critical-path-aware partial gating approach for test power reduction. ACM Trans. Des. Autom. Electron. Syst. 2007, 12, 1–22.
[19]
Lin, X.; Rajski, J. Test Power Reduction by Blocking Scan Cell Outputs. Proceedings of the Asian Test Symposium, Sapporo, Japan, 24–27 November 2008; pp. 329–336.
[20]
Bonhomme, Y.; Girard, P.; Guiller, L.; Landrault, C.; Pravossoudovitch, S. A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores. Proceedings of the Asian Test Symposium, Kyoto, Japan, 19–21 November 2001; pp. 253–258.
[21]
Sankaralingam, R.; Touba, M.A.; Pouya, B. Reducing Power Dissipation During Test Using Scan Chain Disable. Proceedings of the VLSI Test Symposium, Marina Del Rey, CA, USA, 29 April–3 May 2001; pp. 319–325.
[22]
Zoellin, C.; Wunderlich, H.-J.; Maeding, N.; Leenstra, J. BIST Power Reduction Using Scan-Chain Disable in the Cell Processor. Proceedings of the International Test Conference, Santa Clara, CA, USA, 22–27 October 2006. Paper 32.3.
[23]
Rajski, J.; Moghaddam, E.K.; Reddy, S.M. Low Power Compression Utilizing Clock-Gating. Proceedings of the International Test Conference, Anaheim, CA, USA, 20–22 September 2011. Paper 7.1.
[24]
Wu, M.-F.; Pan, H.-C.; Wang, T.-H.; Huang, J.-L.; Tsai, K.-H.; Cheng, W.-T. Improved Weight Assignment for Logic Switching Activity during At-Speed Test Pattern Generation. Proceedings of the Asia and South Pacific Design Automatic Conferences (ASP-DAC), Taipei, Taiwan, 18–21 January 2010; pp. 493–498.
[25]
Goel, S.K.; Meijer, M.; Pineda de Gyvez, J. Efficient testing and diagnosis of faulty power switches in SOCs. IET Comput. Digit. Tech. 2007, 1, 230–236.
[26]
Khursheed, S.; Yang, S.; Al-Hashimi, B.M.; Huang, X.; Flynn, D. Improved DFT for Testing Power Switches. Proceedings of the European Test Symposium, Trondheim, Norway, 23–27 May 2011; pp. 7–12.
[27]
Singh, H.; Agrwal, K.; Sylvester, D.; Nowka, K.J. Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2007, 15, 1212–1224.
[28]
Zhang, Z.; Kavousianos, X.; Luo, Y.; Tsiatouhas, Y.; Chakrabarty, K. Signature Analysis for Testing, Diagnosis, and Repair of Multi-Mode Power Switches. Proceedings of the European Test Symposium, Trondheim, Norway, 23–27 May 2011; pp. 13–18.
[29]
Czysz, D.; Kassab, M.; Lin, X.; Mrugalski, G.; Rajski, J.; Tyszer, J. Low-power scan operation in test compression environment. IEEE Trans Comput. Aided Des. Integr. Circuits Syst. 2009, 28, 1742–1755.
[30]
Czysz, D.; Mrugalski, G.; Rajski, J.; Tyszer, J. New Test Data Decompressor for Low Power Applications. Proceedings of the DAC, San Diego, CA, USA, 4–8 June 2007; pp. 539–544.
[31]
Chakravadhanula, K.; Chickermane, V.; Keller, B.; Gallagher, P.; Narang, P. Capture Power Reduction Using Clock Gating Aware Test Generation. Proceedings of the International Test Conference, Los Alamitos, CA, USA, 1–6 November 2009. Paper 4.3.
[32]
Yoshida, T.; Watati, M. A New Approach for Low-power Scan Testing. Proceedings of the International Test Conference, Charlotte, NC, USA, 30 September–2 October 2003; pp. 380–487.
[33]
Goel, S.K.; Marinissen, E.J. SOC test architecture design for efficient utilization of test bandwidth. Trans. Des. Autom. Electron. Syst. 2003, 8, 399–429.
[34]
Kavousianos, X.; Chakrabarty, K.; Jain, A.; Parekhji, R. Test Scheduling for Multicore SoCs with Dynamic voltage Scaling and Multiple Voltage Island. Proceedings of the Asian Test Symposium, New Delhi, India, 21–23 November 2011.
