全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

Design Technique for Generating Large Delay in Area-Constraint Power-On Reset Circuit
版图面积受限POR电路中复位延迟问题的研究

Keywords: VLSI,ASIC,PLD (Programmable Logic Device),Delay circuit,Power-On Reset (POR) circuit
VLSI
,ASIC,可编程逻辑器件,延时电路,上电复位电路

Full-Text   Cite this paper   Add to My Lib

Abstract:

To solve the problem of an excessive area required to implement milliseconds reset time with resistance and capacitance in POR (Power-On Reset) circuit, an area-efficiency delay circuit based on an exponential time-extending technique is proposed in this paper. The circuit utilizes asynchronous frequency division to increase delay exponentially, using the period of signal which ring oscillator generates as a reference delay unit and is capable of implementing milliseconds delay for minimum silicon area. It is used to generate a long enough reset time in the POR circuit. To verify the technique, the circuit is designed and fabricated in the SMIC 0.18 μm process. According to the measured results, the circuit typically achieves 0.91 ms delay with an area of 172 μm×75 μm and 54.9 ms delay with an area of 172 μm×95 μm. As compared with RC method, the circuit can respectively save at least 82.8% and 97% layout area for implementing the same delays.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133