COMPARISON OF MODELS OF REAL DEFECT OUTLINES IN THE IC MANUFACTURING PROCESS
IC制造中真实缺陷轮廓模型的比较

The approaches to model the real defect outlines in the IC manufacturing process are compared and some useful conclusions are obtained. The results obtained in this paper will be helpful for yield prediction and fault analysis of IC.