STATE TRANSITION REDUNDANCE IDENTIFICATION
时序电路的冗余状态变换确认研究

The BDD (Binary Decision Diagram) is very important for representing synchronous circuits. After analyzing and reducing the BDD, the state traversing is proposed on the basis of collapsing of input, routes and states on STG. Finally, the verification for the non-reset circuits has been described.