VERIFICATION DESIGNING FOR SYNCHRONOUS CIRCUITS
时序电路的状态验证研究与设计

It is very effective that use BDD to describe the synchronous circuits. This paper has proposed the reducing way for BDD in order to collapse the number of inputs, routes and states. Based on the features of circuit, several heuristic methods that speed up verification are presented.