Controllable Ultra Low- k by Via-Typed Air Gap with the Better Design Margin for Logic Devices below 45nm Node

Full-Text   Cite this paper   Add to My Lib

Abstract:

Full-Text