|
半导体学报 2005
A Novel High-Speed Lower-Jitter Lower-Power-Dissipation Dual-Modulus-Prescaler and Applications in PLL Frequency Synthesizer
|
Abstract:
提出了一种零中频两次变频802.11a接收机频率合成方案,降低电路功耗的同时,提高了电路可靠性.改进了双模预分频器的结构,提出了一种新型集成“或”逻辑的SCL结构D锁存器.采用0.18μm数模混合CMOS工艺投片测试表明,双模预分频器在1.8V电源下功耗仅5.76mW(1.8V×3.2mA),RMS抖动小于1%.