A low-noise PLL design achieved by optimizing the loop bandwidth
基于优化环路带宽的低噪声锁相环设计

This paper describes a low-noise phase-locked loop (PLL) design method to achieve minimum jitter. Based on the phase noise properties extracted from the transistor, and the low-pass or high-pass transfer characteristics of different noise sources to the o