All Title Author
Keywords Abstract

Publish in OALib Journal
ISSN: 2333-9721
APC: Only $99
Paper Submission

Why Us? >>
- Open Access
- Peer-reviewed
- Rapid publication
- Lifetime hosting
- Free indexing service
- Free promotion service
- More...
- Search engine friendly

International Journal of Reconfigurable and Embedded Systems (IJRES)

ISSN Print: 2089-4864

ISSN Online:

Website: http://iaesjournal.com/online/index.php/IJRES

Share:




Go

Design and Development of Stream Processor Architecture for GPU Application Using Reconfigurable Computing

Sanket Suresh Naik Dessai

Digital Control of Static Var Compensator with Field Programmable Gate Array

Ram Shankarrao Dhekekar,N. V. Srikanth

Queued-Stack Dataflow Processing Element for a Cognitive Sensor Platform

Mark McDermott

Simplified VHDL Coding of Modified Non-Restoring Square Root Calculator

Tole Sutikno,Aiman Zakwan Jidin,Auzani Jidin,Nik Rumzi Nik Idris

New Schmitt Trigger with controllable hysteresis using Dual Control Gate-Floating Gate Transistor (DCG-FGT)

abderrezak marzaki

Vehicle Accident Automatic Detection and Remote Alarm Device

Varsha Goud

Controller for Network Interface Card on FPGA

Suchita Kamble,N. N. Mhala

Attendance Logging In Webserver Using Multi Node Embedded System Connected Through Wi-Fi

Mohammed Bilal

A Novel FPGA based Leading One Anticipation Algorithm for Floating Point Arithmetic Units

Ashwini Suresh Deshmukh

FPGA Implementation of a 64-Bit RISC Processor Using VHDL

Imran Mohammad,Ramananjaneyulu K

Configurable Router Design for Dynamically Reconfigurable Systems based on the SoCWire NoC

Arash Farhadi Beldachi,Mohammad Hosseinabady,Jose Luis Nunez-Yanez

Effectual SVPWM Techniques and Implementation of FPGA Based Induction Motor Drive

Saravanan M,Nandakumar R,Veerabalaji G

Design and Development of Texture Filtering Architecture for GPU Application Using Reconfigurable Computing

Sanket Suresh Naik Dessai

Design and Implementation of Modified Partial Product Reduction Tree for High Speed Multiplication

sachin Balkrishna Jadhav

A Novel High Speed FPGA Architecture for FIR Filter Design

Sachin B. Jadhav,Nikhil Niwas Mane

VHDL Implementation of H.264 Video Coding Standard

Haresh A. Suthar

FPGA Based a PWM Technique for Permanent Magnet AC Motor Drives

Tole Sutikno,Nik Rumzi Nik Idris,Nuryono Satya Widodo,Auzani Jidin

Real-time Optical-flow Computation for Motion Estimation under Varying Illumination Conditions

Julio C. Sosa,Roberto Rodríguez,Víctor H. García Ortega,Rubén Hernández

AES Encryption Algorithm Hardware Implementation: Throughput and Area Comparison of 128, 192 and 256-bits Key

Samir El Adib,Naoufal Raissouni

Go




©2008-2020 OALib, Inc | Public user content licensed CC-BY 4.0 unless otherwise specified. OALib ISSN Online: 2333-9721 OALib ISSN Print: 2333-9705