New High-Performance Full Adders Using an Alternative Logic Structure

this paper presents two new high-speed low-power 1-bit full-adder cells using an alternative logic structure, and the logic styles dpl and sr-cpl. the adders were designed using electrical parameters of a 0.35μm complementary metal-oxide-semiconductor (cmos) process, and were compared with various adders published previously, with regards of power-delay product. to validate the performance simulation results of one of the proposed adders, an 8-bits pipelined multiplier was fabricated using a 0.35μm cmos technology, and it showed to provide superior performance.