The SubBytes (S-box) transformation is the most crucial operation in the AES algorithm, significantly impacting the implementation performance of AES chips. To design a high-performance S-box, a segmented optimization implementation of the S-box is proposed based on the composite field inverse operation in this paper. This proposed S-box implementation is modeled using Verilog language and synthesized using Design Complier software under the premise of ensuring the correctness of the simulation result. The synthesis results show that, compared to several current S-box implementation schemes, the proposed implementation of the S-box significantly reduces the area overhead and critical path delay, then gets higher hardware efficiency. This provides strong support for realizing efficient and compact S-box ASIC designs.
References
[1]
Xu, Y.T., Lyu, Z.G., Huang, Y.G. and Li, X.Y. (2020) Optimization and Implementation of AES Algorithm Based on STM32 MCU. ProcessAutomationInstrumentation, 41, 56-60. https://chn.oversea.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFD&dbname=CJFDLAST2020&filename=ZDYB202007013&uniplatform=OVERSEA&v=FBrazSYzB-bBRjeM4cilrp85xrbI9lm56klGQJewY_FfxAjpFv1g49uZwQfYYS3u
[2]
Manjith, B.C. (2019) Improving Overall Parallelism in AES Accelerator Using BRAM and Multiple Input Blocks. 2019InnovationsinPowerandAdvancedComputingTechnologies(i-PACT), Vellore, 22-23 March 2019, 1-5. https://doi.org/10.1109/i-PACT44901.2019.8960016
[3]
Arul Murugan, C., Karthigaikumar, P. and Priya, S.S. (2020) FPGA Implementation of Hardware Architecture with AES Encryptor Using Sub-Pipelined S-Box Techniques for Compact Applications. Automatika, 61, 682-693. https://doi.org/10.1080/00051144.2020.1816388
[4]
Rachh, R.R. and Ananda Mohan, P.V. (2008) Implementation of AES S-Boxes Using Combinational Logic. 2008IEEEInternationalSymposiumonCircuitsandSystems(ISCAS), Seattle, 18-21 May 2008, 3294-3297. https://doi.org/10.1109/ISCAS.2008.4542162
[5]
Ahmad, N., Rezaul Hasanand, R. and Jubadi, W.M. (2010) Design of AES S-Box Using Combinational Logic Optimization. 2010IEEESymposiumonIndustrialElectronics&Applications(ISIEA), Penang, 3-5 October 2010, 696-699. https://doi.org/10.1109/ISIEA.2010.5679375
[6]
Wang, Q., Liang, J. and Qi, Y. (2010) The Area Optimized Implementation of S-box in AES Algorithm. ChineseJournalofElectronics, 38, 939-942. https://kns.cnki.net/kcms2/article/abstract?v=smPsKIJgVaAXklosraIEqnytl0tPMLltpr9WZoEcUceHoSuINcBb4nLePRzxH-SSJdJ5qxypin17TJWVPQy99V8N47WNPrJaAIT7SexfzEdyNjgiXFuNLuhitAQEjLJSuxZ3wNLE8p8=&uniplatform=NZKPT&language=CHS
[7]
Qin, X.C. and Li, S.G. (2014) An Expression Method to Implement S-Box and Inverse S-Box Substitution for AES Algorithm. Microelectronics&Computer, 31, 112-115. https://kns.cnki.net/kcms2/article/abstract?v=smPsKIJgVaAXklosraIEqnytl0tPMLltpr9WZoEcUceHoSuINcBb4nLePRzxH-SSJdJ5qxypin17TJWVPQy99V8N47WNPrJaAIT7SexfzEdyNjgiXFuNLuhitAQEjLJSuxZ3wNLE8p8=&uniplatform=NZKPT&language=CHS
[8]
Satoh, A., Morioka, S., Takano, K. and Munetoh, S. (2001) A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Boyd, C., Ed., ASIACRYPT 2001: Advances in Cryptology—ASIACRYPT 2001, Springer, Berlin, 239-254. https://doi.org/10.1007/3-540-45682-1_15
[9]
Canright, D. (2005) A Very Compact S-Box for AES.In: Rao, J.R. and Sunar, B., Eds., CHES 2005: Cryptographic Hardware and Embedded Systems—CHES 2005, Springer, Berlin, 441-455. https://doi.org/10.1007/11545262_32
[10]
Reyhani-Masoleh, A., Taha, M. and Ashmawy, D. (2018) Smashing the Implementation Records of AES S-Box. IACRTransactionsonCryptographicHardwareandEmbeddedSystems, 2018, 298-336. https://doi.org/10.46586/tches.v2018.i2.298-336
[11]
Ashmawy, D. and Reyhani-Masoleh, A. (2021) A Faster Hardware Implementation of the AES S-Box. 2021IEEE28thSymposiumonComputerArithmetic(ARITH), Lyngby, 14-16 June 2021, 123-130. https://doi.org/10.1109/ARITH51176.2021.00034
[12]
Qin, P.Y., Zhou, F., Wu, N. and Xian, F.C. (2021) A Compact Implementation of AES S-Box Based on Dual Basis. 2021IEEE4thInternationalConferenceonElectronicsTechnology(ICET), Chengdu, 7-10 May 2021, 118-122. https://doi.org/10.1109/ICET51757.2021.9451103
[13]
Li, Y.J., Zhang, W.G., Ge, Y.D., Huang, Y.T. and Huo, S.S. (2023) Optimized Realization of AES-Like Algorithm S-Box. Journal of Cryptologic Research, 10, 531-538. https://chn.oversea.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFD&dbname=CJFDLAST2023&filename=MMXB202303007&uniplatform=OVERSEA&v=3krAWpsgW0pQFgxPqPGHNXUu9KOVM3LR-yRj4uPmzaytoGewPl1MMY0QmJe5iVlK
[14]
Ueno, R., Homma, N., Nogami, Y. and Aoki, T. (2018) Highly Efficient GF(28) Inversion Circuit Based on Hybrid GF Representations. JournalofCryptographicEngineering, 9, 101-113. https://doi.org/10.1007/s13389-018-0187-8
[15]
Reyhani-Masoleh, A., Taha, M. and Ashmawy, D. (2020) New Low-Area Designs for the AES Forward, Inverse and Combined S-Boxes.IEEETransactionsonComputers, 69, 1757-1773. https://doi.org/10.1109/TC.2019.2922601
[16]
Teng, Y.T., Chin, W.L., Chang, D.K., Chen, P.Y. and Chen, P.W. (2022) VLSI Architecture of S-Box with High Area Efficiency Based on Composite Field Arithmetic. IEEEAccess, 10, 2721-2728. https://doi.org/10.1109/ACCESS.2021.3139040
[17]
Zhong, X.L. and Wu, X.C. (2023) Improved Scheme for AES S-Box and Its Hardware Design. ApplicationResearchofComputers, 40, 3784-3788. https://chn.oversea.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFD&dbname=CJFDLAST2024&filename=JSYJ202312041&uniplatform=OVERSEA&v=6V31X-ZMm4dw3aUv6LWSfloYqa4O0wQBBQfFsOG5q8ozVts-sEJtUdkPlBfClBfe
[18]
Shen, X.C. and Han, M. (2018) Improved S-box Based on Strict Avalanche Distance Criterion. Microelectronics&Computer, 35, 92-96. https://chn.oversea.cnki.net/KCMS/detail/detail.aspx?dbcode=CJFD&dbname=CJFDLAST2018&filename=WXYJ201806020&uniplatform=OVERSEA&v=y8jwcNYZOk4NEvpQNzq689lZkTI8P8tEKPKjl4d94PoJ4RAsb8iS50lWFfAulS1X
[19]
Nakashima, A., Ueno, R. and Homma, N. (2022) AES S-Box Hardware with Efficiency Improvement Based on Linear Mapping Optimization. IEEETransactionsonCircuitsandSystemsII:ExpressBriefs, 69, 3978-3982. https://doi.org/10.1109/TCSII.2022.3185632
[20]
Lin, S.H., Lee, J.Y., Chuang, C.C., Lee, N.Y., Chen, P.Y. and Chin, W.L. (2023) Hardware Implementation of High-Throughput S-Box in AES for Information Security.IEEEAccess, 11, 59049-59058. https://doi.org/10.1109/ACCESS.2023.3284142
[21]
Maity, H., Kundu, P., Bhowmik, A. and Barik, A.K. (2023) Input Variable Bypass or IVB Technique for Logic Functions Simplification. 2023IEEEDevicesforIntegratedCircuit(DevIC), Kalyani, 7-8 April 2023, 1-4. https://doi.org/10.1109/DevIC57758.2023.10135020
[22]
Mui, E.N., Custom, R. and Engineer, D. (2007) Practical Implementation of Rijndael S-Box Using Combinational Logic. Custom R&D Engineer Texco Enterprise Pvt. Ltd. http://www.geocities.ws/dariuskrail20/Practical_Implementation_of_Rijndael_S-Box_Using_Combinational_Logic.pdf
