Based on 2-D device simulations and mixed-mode transient simulations, DC and transient discharge characteristics of a usual diode string utilizing a standard CMOS process, and a diode string utilizing a triple-well CMOS process, which can serve as an essential VDD-VSS clamp device for CMOS input ESD protection were compared. Transient discharge characteristics including peak voltages developed across gates oxides of transistors in input buffers, lattice heating inside ESD protection devices, and ratios of discharge current components at its peak inside the diode-string clamp were compared. DC standby current levels added per each input pad structure, which are the critical parameters determining usefulness of the devices, were also compared. We showed that the diode-string devices in comparison can serve successfully as a VDD-VSS clamp device for ESD protection by virtue of the dominant pnpn thyristor-related conduction mechanisms. Optimization of design parameters including anode-cathode contact spacing in each diode in the string, device width of the diode string, and number of diodes in the diode string was performed to present transient discharge and DC characteristics of some recommendable design examples, which can serve as a guideline in designing diode-string clamp devices.
References
[1]
Leroux, P. and Steyaert, M. (2001) High-Performance 5.2 GHz LNA with On-Chip Inductor to Provide ESD Protection. Electronics Letters, 37, 467-469.
https://doi.org/10.1049/el:20010271
[2]
Yeh, C.-T., Ker, M.-D. and Liang, Y.C. (2010) Optimization of Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits. IEEE Transactions on Device and Materials Reliability, 10, 238-246.
https://doi.org/10.1109/TDMR.2010.2043433
[3]
Yang, M.-T., et al. (2010) BSIM4-Based Lateral Diode Model for LNA Co-Designed with ESD Protection Circuit. 11th International Symposium on Quality Electronic Design, San Jose, 22-24 March 2010, 87-91.
[4]
Au, T. and Syrzycki, M. (2013) Investigation of STI Diodes as Electrostatic Discharge (ESD) Protection Devices in Deep Submicron (DSM) CMOS Process. 26th IEEE CCECE, Regina, 5-8 May 2013, 1-5.
https://doi.org/10.1109/CCECE.2013.6567790
[5]
Choi, J.-Y. (2010) A Comparison Study of Input ESD Protection Schemes Utilizing NMOS, Thyristor, and Diode. Communications and Network, 2, 11-25.
https://doi.org/10.4236/cn.2010.21002
[6]
Choi, J.-Y. (2017) Structure Optimization of ESD Diodes for Input Protection of CMOS RF ICs. Journal of Semiconductor Technology and Science, 17, 401-410.
[7]
Dabral, S., Aslett, R. and Maloney, T. (1994) Core Clamps for Low Voltage Technologies. EOS/ESD Symposium Proceedings, Las Vegas, 27-29 September 1994, 141-149.
[8]
Glaser, U., et al. (2005) SCR Operation Mode of Diode Strings for ESD Protection. EOS/ESD Symposium Proceedings, Tucson, 8-16 September 2005, 1-10.
[9]
Choi, J.-Y. (2018) Transient Discharge Characteristics of a Diode-String ESD Clamp. Journal of Semiconductor Technology and Science, 18, 481-490.
https://doi.org/10.5573/JSTS.2018.18.4.481
[10]
Chen, S., et al. (2003) Low-Leakage Diode String Designs Using Triple-Well Technologies for RF-ESD Applications. IEEE Transactions Electron Letters, 24, 595-597.
https://doi.org/10.1109/LED.2003.815938
[11]
Choi, J.-Y. (2018) Discharge Characteristics of a Triple-Well Diode-String ESD Clamp. Circuits and Systems, 9, 75-86. https://doi.org/10.4236/cs.2018.95008
[12]
Feng, H., et al. (2003) A Mixed-Mode ESD Protection Circuit Simulation-Design Methodology. IEEE Journal of Soilid-State Circuits, 38, 995-1006.
https://doi.org/10.1109/JSSC.2003.811978
[13]
Fankhauser, B. and Deutschmann, B. (2004) Using Device Simulations to Optimize ESD Protection Circuits. IEEE EMC Symposium, Silicon Valley, 9-13 August 2004, 963-968. https://doi.org/10.1109/ISEMC.2004.1349956
[14]
ATLAS II Framework, Version 5.10.2.R, Silvaco International. (2005)
