|
|
- 2015
维持电压和失效电流线性可调节的高压ESD器件
|
Abstract:
为了研究可控硅结构的静电释放保护器件结构尺寸与性能的关系,采用0.5 μm的5 V/18 V CDMOS工艺流片两组SCR ESD器件,使用传输线脉冲测试系统测试器件的性能参数。实验结果表明,随着N阱内P+区和P阱内N+区间距从6 μm增加到22 μm,ESD器件的维持电压线性增大,从2.29 V升高到9.64 V,幅度达421%;单位面积的失效电流线性减小,幅度约为63%。分析与仿真结果表明,该线性关系具有普遍适用性,可用于调节器件的健壮性和功率耗散能力,满足智能功率集成电路的高压ESD防护需求。另一组随着P阱内P+区和N+区间距增大,维持电压和失效电流呈现非线性的变化,但触发电压迅速降低,可用于实现高压SCR ESD器件的低触发电压设计。
| [1] | BART K, MERGENS M P J, TRINH C S, et al. ESD protection solutions for high voltage technologies[J]. Microelectronics Reliability, 2006, 46: 677-688 |
| [2] | YANG Liu, WANG Yang, ZHOU Acheng, et al. Design, fabrication and test of novel LDMOS-SCR for improving holding voltage[J]. Solid-State Electronics,2015,103: 122-126 |
| [3] | MENEGHESSO G, TAZZOLI A, MARINO F A, et al. Development of a new high holding voltage SCR-based ESD protection structure[C]//IEEE International Reliability Physics Symposium. Phoenix, AZ, USA: IEEE, 2008. |
| [4] | LI Wang, RUI Ma, CHEN Zhang, et al. Scalable behavior modeling for SCR based ESD protection structures for circuit simulation[C]//IEEE International Symposium on Circuits and Systems (ISCAS). Melbourne, Australia: IEEE, 2014. |
| [5] | TAZZOLI A, MARINO F A, CORDONI M, et al. Holding voltage investigation of advanced SCR-based protection structures for CMOS technology[J]. Microelectronics Reliability, 2007, 47: 1444-1449 |
| [6] | PAN Hong-wei, LIU Si-yang, SUN Wei-feng. A novel latch-up free SCR-LDMOS with high holding voltage for a power-rail ESD clamp[J]. Journal of Semiconductors, 2013, 34(1): 53-57 |
| [7] | GUIDO N, FRED K, JAN M L. Using an SCR as ESD protection without latch-up danger[J]. Microelectronics Reliability, 1997, 37(10/11): 1457-1460. |
| [8] | JIANG Ling-li, ZHANG Bo, FAN Hang, et al. ESD robustness studies on the double snapback characteristics of an LDMOS with an embedded SCR[J]. Journal of Semiconductors, 2011, 32(9): 34-37. |
| [9] | CHANG W J, KER M D. The impact of drift implant and layout parameters on ESD robustness for on-chip ESD protection devices in 40-V CMOS technology[J]. IEEE Trans Device Mater Reliability, 2007, 7(2): 324-332. |
| [10] | VASHCHENKO V A, CONCANNON A, TER BEEK, et al. High holding voltage cascaded LVTSCR structures for 5.5 V tolerant ESD protection clamps[J]. IEEE Trans Device Mater Reliab, 2004, 4(2): 273-280. |
| [11] | LIN Li-juan, JIANG Ling-li, FAN Hang, et al. Impact of parasitic resistance on the ESD robustness of high-voltage devices[J]. Journal of Semiconductors, 2012, 33(1): 59-63. |
| [12] | SALCEDO A, LIOU J, LIU Zhi-wei, et al. Vinson TCAD methodology for design of SCR devices for electrostatic discharge (ESD) applications[J]. IEEE Transactions on Electron Devices, 2007, 54(4): 822-832 |
