全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...
-  2016 

片上网络互连线延迟故障测试方法研究
Research of Interconnection Delay Fault Detection of Network-on-Chip

DOI: 10.3969/j.issn.1001-0548.2016.04.008

Keywords: 互连线延迟,本地同步全局异步,故障诊断,片上网络

Full-Text   Cite this paper   Add to My Lib

Abstract:

基于GALS结构的NoC节点间通常拥有较长的互连线,并且采用异步方式进行通信,对延迟匹配的要求较高。该文提出了一种内建自测试方法,完成跨时钟域互连链路的延迟测试问题。针对该方法完成了相应的测试电路以及测试矢量生成模块的设计与仿真,并在FPGA中实现该电路以验证测试电路的功能和性能。仿真与硬件验证结果都表明,所设计的测试电路以及ATPG模块能够实现NoC互连线延迟故障诊断的功能;该文的延迟故障诊断方法能够快速准确地发现互连线上存在的延迟故障。

References

[1]  LAI Ming-che, GAO Lei, XIAO Nong, et al. An accurate and highly-efficient performance evaluation approach based on queuing model for on-chip network[J]. Sicience China Information Sciences, 2013, 56(7):1-20.
[2]  KHETADE V E, LIMAYE S S. Novel data dependent pausible clocking scheme with pll calibration for GALS NOC[C]//Recent Advances in Intelligent Computational Systems (RAICS).[S.l.]:IEEE, 2011:813-818.
[3]  NAEEM A. Scalability analysis of memory consistency models in NoC-based distributed shared memory SoCs[J]. Computer-Aided Design of Integrated Circuits and Systems, 2013, 32(5):760-773.
[4]  FU Fang-fa, MA Jian-xin, WU Zi-xu, et al. Low-cost router microarchitecture based on dimension-switch for fault-tolerance in 2D-mesh NoC[C]//Optoelectronics and Microelectronics Technology (AISOMT).[S.l.]:IEEE, 2011:313-319.
[5]  CASELLI N, STRANO A, LUDOVICI D, et al. Cooperative built-in self-testing and self-diagnosis of NOC bisynchronous channels[C]//Proceedings-IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012. Washington, DC, USA:IEEE Computer Society, 2012:159-166.
[6]  KUIKEN O J, ZHANG Xiao, KERKHOFF H G. Built-in self-diagnostics for a NoC-based reconfigurable IC for dependable beamforming applications[C]//IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. Washington, DC, USA:IEEE Computer Society, 2008:45-53.
[7]  ATTARHA A, NOURANI M. Testing interconnects for noise and skew in gigahertz SoC[C]//Proc of ITC.[S.l.]:IEEE, 2001:305-314.
[8]  LOTFI-KAMRAN P, RAHMANI A M, DANESHTALAB M, et al. EDXY-A low cost congestion-aware routing algorithm for network-on-chips[J]]. Journal of Systems Architecture, 2010, 56(7):256-264.
[9]  姜书艳, 罗刚, 吕小龙, 等. 片上网络互连串扰故障模型的研究及改进[J]. 电子测量技术, 2012, 35(4):123-127. JIANG Shu-yan, LUO Gang, Lü Xiao-long, et al. Improvement and verification of interconnection crosstalk fault model of network-on-chip[J]. Electronic Measurement Technoloty, 2012, 35(4):123-127.
[10]  JIANG Shu-yan, LUO Gang, LIANG Hao, et al. A test method of interconnection online detection of NoC based on 2D torus topology[C]//2011 International Conference on Applied Superconductivity and Electromagnetic Devices, ASEMD 2011. Sydney, Australia:[s.n.], 2011:183-187.
[11]  姜书艳, 罗刚, 吕小龙, 等. 90 nm和65 nm工艺下片上网络互连串扰故障模型分析[J]. 电子测量与仪器学报, 2012, 26(3):267-272. JIANG Shu-yan, LUO Gang, Lü Xiao-long, et al. Analysis of interconnection crosstalk fault model of network-on-chip undertechnique of 90 nm and 65 nm[J]. Jounal of Electronic Measurement and Instrument, 2012, 26(3):267-272.
[12]  JIANG Shu-yan, LUO Gang, CHEN Su, et al. Study of synchronization test methods of NoC at multi-clock domains[J]. COMPEL-the International Jounal for Computation and Mathematics in Electrical and Electronic Engineering, 2013, 32(2):504-515.
[13]  CHANG Kai-hui, CHOU Hong-zu, MARKOV I L. RTL analysis and modifications for improving at-speed test[C]//Proceedings Design, Automation and Test in Europe, DATE. Dresden, Germany:IEEE:400-405.
[14]  SU Chau-chin, CHEN Yue-tsang, HUANG Mu-jeng, et al. All digital built-in delay and crosstalk measurement for on-chip buses[C]//Proc of DATE Conf. Paris, France:IEEE Computer Society, 2000:527-531.
[15]  JUTMAN A. At-speed on-chip diagnosis of board-level interconnect faults[C]//Proc of 9th European Test Symposium. Washington, DC, USA:IEEE Computer Society, 2004:2-7.
[16]  CUVIELLO M, DEY S, Bai Xiao-liang, et al. Fault modeling and simulation for crosstalk in system-on-chip interconnects[C]//1999 IEEE/ACM International Conference on Computer-Aided Design. San Jose, CA, USA:IEEE, 1999:297-303.
[17]  GALVEZ J J, RUIZ P M. Efficient rate allocation, routing and channel assignment in wireless mesh networks supporting dynamic traffic flows[J]. Ad Hoc Networks, 2013, 11(6):1765-1781.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133