KOCHER P,JAFFE J,JUN B.Differential power analysis[C]//Advances in Cryptology—CRYPTO'99(LNCS 1666).Heidelberg:Springer,1999:789-789.DOI:10.1007/3-540-48405-1_25.
[2]
CHARI S,RAO J,ROHATGI P.Template attacks[C]//International Workshop on Cryptographic Hardware and Embedded Systems(LNCS 2523).Heidelberg:Springer,2003:51-62.DOI:10.1007/3-540-36400-5_3.
[3]
BRIER E,CLAVIER C,OLIVIER F.Correlation power analysis with a leakage model[C]//International Workshop on Cry ptogra ph ic Hardware and Embedded Systems(LNCS 3156).Heidelberg:Springer,2004:16-29.DOI:10.1007/978-3-540-28632-5_2.
[4]
GIERLICHS B,BATINA L,TUYLS P,et al.Mutual information analysis[C]//International Workshop on Cryptographic Hardware and Embedded Systems(LNCS 5154).Heidelberg:Springer,2008:426-442.DOI:10.1007/978-3-540-85053-3_27.
[5]
MANGARD S,POPP T,GAMMEL B M.Side-channel leakage of masked CMOS gates[C]//Cryptographers'Track at the RSA Conference(LNCS 3376).Heidelberg:Springer,2005,3376:351-365.DOI:10.1007/978-3-540-30574-3_24.
[6]
MANGARD S,PRAMSTALLER N,OSWALD E.Successfully attacking masked AES hardware implementations[C]//International Workshop on Cryptographic Hardware and Embedded Systems(LNCS3659).Heidelberg:Springer,2005:157-171.DOI:10.1007/11545262_12.
[7]
MORADI A,MISCHKE O.On the simplicity of converting leakages from multivariate to univariate[C]//International Workshop on Cryptographic Hardware and Embedded Systems(LNCS 8086).Heidelberg:Springer,2013:1-20.DOI:10.1007/978-3-642-40349-1_1.
[8]
PROUFF E,RIVAIN M,BEVAN R.Statistical analysis of second order differential power analysis[J].IEEE Transactions on Computers,2009,58(6):799-811.DOI:10.1109/TC.2009.15.
[9]
MANGARD S,OSWALD E,POPP T.Power Analysis Attacks:Revealing the Secrets of Smart Cards[M].Berlin:Springer Science&Business Media,2008:31-35.
[10]
GIERLICHS B,BATINA L,PRENEEL B,et al.Revisiting higher-order DPA attacks:Multivariate mutual information analysis[C]//Cryptographers'Track at the RSA Conference(LNCS 5985).Heidelberg:Springer,2010:221-234.DOI:10.1007/978-3-642-11925-5_16.
[11]
AKKAR M L,GIRAUD C.An implementation of DES and AES,secure against some attacks[C]//International Workshop on Cryptographic Hardware and Embedded Systems(LNCS 2162).Heidelberg:Springer,2001:309-318.DOI:10.1007/3-540-44709-1_26.
[12]
ROCHE T,PROUFF E.Higher-order glitch free implementation of the AES using secure multi-party computation protocols[J].Journal of Cryptographic Engineering,2012,2(2):111-127.DOI:10.1007/s13389-012-0033-3.
[13]
TANG M,GUO Z P,HEUSER A,et al PFD-A flexible higher-order masking scheme[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2017,36(8):1327-1339.DOI:10.1109/TCAD.2016.2629441.
[14]
ISHAI Y,SAHAI A,WAGNER D.Private circuits:Securing hardware against probing attacks[C]//Annual International Cryptology Conference(LNCS2729).Heidelberg:Springer,2003:463-481.DOI:10.1007/978-3-540-45146-4_27.
[15]
MORADI A,SALMASIZADEH M,SHALMANI M T M,et al.Vulnerability modeling of cryptographic hardware to power analysis attacks[J].Integration,the VLSI Journal,2009,42(4):468-478.DOI:10.1016/j.vlsi.2009.01.001.
[16]
AIST.Side-channel attack standard evaluation board(sasebo),SASEBO-R/-G/-GII[EB/OL].[2017-06-05].http://www.risec.aist.go.jp/project/sasebo/.
