Alpert C J,Mehta D P,Sapatnekar S S.Handbook of Algorithms for Physical Design Automation [M].Boston:Auerbach Publications,2007.
[2]
Kahng A B.Implementation and extensibility of an analytic placer [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005,24(5):734-747.
[3]
Viswanathan N,Chu C C-N.FastPlace:Efficient analytical placement using cell shifting,iterative local refinement,and a hybrid net model [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005,24(5):722-733.
[4]
Kong T.A novel net weighting algorithm for timing-driven placement .IEEE/ACM International Conference on Computer Aided Design .San Jose,California,USA:ACM,2002.172-176.
[5]
Hou W,Hong X,Wu W,Cai Y.A path-based timing-driven quadratic placement algorithm .Proceedings of the 2003 ACM/SIGDA Asia and South Pacific Design Automation Conference .Kitakyushu,Japan:ACM,2003.745-748.
[6]
吴为民,洪先龙,蔡懿慈,顾钧.面向甚大规模集成电路的时延驱动布局方法[J].电子学报,2001,29(8):1018-1022. Wu Wei-min,Hong Xian-long,Cai Yi-ci,Gu Jun.Timing-driven placement algorithm for very large integrated circuits [J].Acta Electronica Sinica,2001,29(8):1018-1022.(in Chinese)
[7]
Luo T,Newmark D,Pan D Z.A new LP based incremental timing driven placement for high performance designs .Proceedings of the 43rd Annual Design Automation Conference .San Francisco,California,USA:ACM,2006.1115-1120.
[8]
Marquardt A,Betz V,Rose J.Timing-driven placement for FPGAs .Proceedings of the 2000 ACM/SIGDA Eighth International Symposium on Field Programmable Gate Arrays .Monterey,CA,USA:ACM,2000.203-213.
[9]
Halpin B,Chen C Y R,Sehgal N.A sensitivity based placer for standard cells .Proceedings of the 10th Great Lakes Symposium on VLSI .Chicago,Illinois,USA:ACM,2000.193-196.
[10]
Ren H,Pan D Z,Kung D.Sensitivity guided net weighting for placement driven synthesis [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2005,24(5):711-721.
