Lotfi Mhamdi,Mounir Hamdi.CBF:A high-performance scheduling algorithm for buffered crossbar switches .4th High Performance Switching and Routing(HPSR ’03) .Torino,Italy :IEEE,2003.67-72.
[2]
Chuang S T,Iyer S,McKeown N.Practical algorithms for performance guarantees in buffered crossbars .IEEE INFOCOM''05 .Miami,USA :IEEE,2005.981-991.
[3]
Zhang X,Mohanty S R,Bhuyan L N.Adaptive max-min fair scheduling in buffered crossbar switches without speedup .IEEE INFOCOM''07 .Anchorage,USA:IEEE,2007.454-462.
[4]
Hosaagrahara M, Sethu H.Max-min fair scheduling in input-queued switches[J].IEEE Transactions on Pararrel and Distribute Systems,2008,19(4):462-475.
[5]
Divakaran D M,Anhalt F,Altman E.Size-based flow scheduling in a CICQ switch .11th High Performance Switching and Routing(HPSR’10) .Dallas,USA:IEEE,2010.57-62.
[6]
Minkenberg A F,Iliadis C I,Engbersen A P.Design issues in next-generation merchant switch fabrics[J].IEEE/ACM Transactions on Networking,2007,15(6):1603-1615.
[7]
Dai J G,Prabhakar B.The throughput of data switches with and without speedup .IEEE INFOCOM 2000 .Tel-Aviv,Israel:IEEE,2000.556-564.
[8]
Shen Y,Panwar S S,Chao H J.Providing 100% throughput in a buffered crossbar switch .8th High Performance Switching and Routing (HPSR’ 07) .New York,USA:IEEE,2007.1-8.
[9]
Magill R B,Rohrs C E.Output-queued switch emulation by fabrics with limited memory[J].IEEE Journal on Selected Areas in Communications,2003,21(4):606-615.
[10]
Shen Y,Panwar S S,Chao H J.Design and performance analysis of a practical load-balanced switch[J].IEEE Transactions on Communications,2009,57(8):2420-2429.
[11]
McKeown N,Mekkittikul A,Anantharam V.Achieving 100% throughput in an input-queued switch[J].IEEE Transactions on Communications,1999,47(8):1260-1267.
[12]
Javidi T,Magill R,Hrabik T.A high-throughput scheduling algorithm for a buffered crossbar switch fabric .IEEE ICC''01 .St Petersburg,Russia :IEEE,2001.1581-1587.
[13]
Zhang X and Bhuyan L N.An efficient algorithm for combined input-crosspoint-queued (CICQ) switches .IEEE Globecom ’04 .Dallas,USA:IEEE,2004.1168-1173.
[14]
Szymanski T H.A Low-jitter guaranteed-rate scheduling algorithm for crosspoint-buffered switches .Communications,Computers and Signal Processing 2009 .Victoria,BC:IEEE,2009.882-890.
[15]
ITRS Committee.International Technology Roadmap for Semiconductors Executive Summary .New York:ITRS,2007.13-17.
