S Livio,et al.Reducing the harmful effects of last-level cache polluters with an OS-level,software-only pollute buffer .Int’l Symposium on Microarchitecture .Washington:IEEE Computer Society,2008.258-269.
[2]
K Mazen,et al. Counter-based cache replacement algorithms .Int’l Conference on Computer Design .Washington:IEEE Computer Society,2005.61-68.
[3]
R E Kessler,et al.Page placement algorithms for large real-indexed caches[J].ACM Transactions on Computer Systems,1992,10(4):338-359.
[4]
L Qingda,et al.Soft-OLP:Improving hardware cache performance through software-controlled object-Level partitioning .Int’l Conference on Parallel Architectures and Compilation Techniques .Washington:IEEE Computer Society,2009.246-257.
[5]
L H John,et al.Spec CPU2000:Measuring CPU performance in the new millennium[J].Washington:IEEE Computer Society Press,2000,33(7):28-35.
[6]
K Q Moinuddin,et al.Adaptive insertion policies for high performance caching .Int’l Symposium on Computer Architecture .New York:ACM SIGARCH Computer Architecture News,2007.381-391.
[7]
D Haakon,et al.An LRU-based replacement algorithm augmented with frequency of access in shared chip-multiprocessor caches .Int’l Workshop on Memory Performance:Dealing with Applications,Systems and Architectures .New York:ACM,2007.45-52.
[8]
L Jiang,et al.Enabling software management for multicore caches with a lightweight hardware support .Int’l Conference on High Performance Computing Networking,Storage and Analysis .New York:ACM,2009.1-12.
[9]
G Xiaoming,et al.On the theory and potential of LRU-MRU collaborative cache management .Int’l Symposium on Memory Management .New York:ACM,2011.43-54.
[10]
S Andreas,et al.Reducing cache pollution through detection and elimination of non-temporal memory accesses .Int’l Conference on High Performance Computing,Networking,Storage and Analysis .Washington:IEEE Computer Society,2010.1-11.
[11]
邓让钰,陈海燕,等.一种异构多核处理器的并行流存储结构[J].电子学报,2009,37(2):312-317. Deng Rangyu,Chen Haiyan,et al.A parallel stream memory architecture for heterogeneous multi-core processor[J].Acta Electronica sinica,2009,37(2):312-317.(in Chinese)
[12]
J Aamer,et al.High performance cache replacement using re-reference interval prediction (RRIP) .Int’l Symposium on High-Performance Computer Architecture .New York:ACM,2010.60-71.
[13]
Z Xiao,et al.Towards practical page coloring-based multicore cache management .Int’l Conference on Computer Systems of European .New York:ACM,2009.89-102.
C Dhruba,et al.Predicting inter-thread cache contention on a chip multi-processor architecture .Int’l Symposium on High-Performance Computer Architecture .Washington:IEEE Computer Society,2005.340-351.
[16]
P Erez,et al.Using SimPoint for accurate and efficient simulation .Int’l Conference on Measurement and Modeling of Computer Systems .New York:ACM,2003.318-319.
