P-Y Chang,E Hao,Y N Patt.Target prediction for indirect jumps.Proc of 24th Ann Int’l Symp Computer Architecture.Denver,Colorado,USA:ACM Express,1997.274-283.
[2]
S Gochman,et al.The Intel Pentium M processor:Microarchitecture and performance [J].Intel Technology Journal,2003,7(2):21-59.
[3]
O Azizi,A Mahesri,BC Lee,SJ Patel,M.Horowitz.Energy-performance tradeoffs in processor architecture and circuit design:a marginal cost analysis.Proc of 37th Ann Int’l Symp Computer Architecture.Saint-Malo,France:ACM Express,2010.26-36.
K Driesen,U H？lzle.The cascaded predictor:Economical and adaptive branch target prediction.Proc of the 31st Annual Int’l Symp.Microarchitecture.Dallas,Texas,USA:ACM Express,1998.249-258.
[6]
A Seznec,P Michaud.A case for (partially) TAgged GEometric history length branch prediction [J].Journal of Instruction-Level Parallelism (JILP),2006,8(1):1-23.
[7]
M.Wolczko.Benchmarking Java with the Richards benchmark.http://research.sun.com/people/mario/java_benchmarking/richards/richards.html,2011.
[8]
E Perelman,G Hamerly,B Calder.Picking statistically valid and early simulation points.Proc of the 12th Int’l Conference on Parallel Architectures and Compilation Techniques.New Orleans,Louisiana,USA:ACM Express,2003.244-255.
[9]
S Thoziyoor,N Muralimanohar,J H Ahn,N P Jouppi.CACTI 5.1.Technical Report HPL-2008-20,2008.
[10]
沈立,王志英,鲁建壮,戴葵.基于控制流的混合指令预取[J].电子学报,2003,31(8):1141-1144. Shen Li,Wang Zhi-ying,Lu Jian-zhuang,Dai Kui.Hybrid instruction prefetch based on control low [J].Acta Electronica Sinica,2003,31(8):1141-1144.(in Chinese)
[11]
H Kim,J A Joao,O Mutlu,C J Lee,Y N Patt,R Cohn.VPC prediction:Reducing the cost of indirect branches via hardware-based dynamic devirtualization.Proc of 34th Ann.Int’l Symp.Computer Architecture.San Diego,CA,USA:ACM Express,2007.424-435.
[12]
B Calder,D Grunwald,B Zorn.Quantifying behavioral differences between C and C+ + programs [J].Journal of Programming Languages,1995,2(4):323-351.
[13]
T-Y Yeh,Y N Patt.Two-level adaptive training branch prediction.Proc of the 24st Annual Int’l Symp.Microarchitecture.Albuquerque,New Mexico,USA:ACM Express,1991.51-61.
[14]
T Austin,E Larson,D Ernst.SimpleScalar:An infrastructure for computer system modeling [J].IEEE Computer,2002,35(2):59-67.
[15]
D Brooks,V Tiwari,M Martonosi.Wattch:A framework for architectural-level power analysis and optimizations.Proc.of 27th Ann Int’l Symp Computer Architecture.Vancouver,BC,Canada:ACM Express,2000.83-94.
[16]
M U Farooq,L Chen,L K John.Value based BTB indexing for indirect jump prediction.Proc of the 16th High Performance Computer Architecture.Bangalore,India:IEEE Society,2010.1-11.
