Feng Wang,Dario Fertonani.Symbol-level synchronization and LDPC code design for insertion/deletion channels[J].IEEE Transactions on Communications,2011,59(5):1287-1297.
[2]
M Sakib,T Huang.Low-density parity-check coding in ultra-wideband-over-fiber systems[J].IEEE Photonics Technology Letters,2011,23(20):1493-1495.
[3]
Jui-Hui Hung.A systematic optimized comparison algorithm for LDPC decoder.10th International Conference on Advanced Communication Technology.Gangwon-Do:2008.1513-1516.
[4]
吴训威,卢仰坚.基于冗余抑制技术的低功耗组合电路设计[J].电子学报,2002,30(5):672-675. WU Xun wei,LU Yang jian.Design of low power combinational circuits based on redundancy-restraining technique[J].Acta Electronica Sinica,2002,30(5):672-675.(in Chinese)
[5]
叶姝,韩曙.开关级数字比较器设计研究[J].电子学报,1998,26(5):116-118. Ye Shu,Han Shu.Design of magnitude comparator in switch-level[J].Acta Electronica Sinica,1998,26(5):116-118.(in Chinese)
[6]
Chung-Hsun Huang.High performance and power efficient CMOS comparators[J].Solid-State Circuits,2003,38(2):254-262.
[7]
Joo-Young Kim,Hoi-Jun Yoo.Bitwise competition logic for compact digital comparator.The 2007 IEEE Solid-State Circuits Conference.Jeju,2007.59-62,12-14.
[8]
雷维嘉,谢显中.一种基于LDPC编码的协作通信方式[J].电子学报,2007,35(4):712-715. LEI Wei-jia,XIE Xian-zhong.A cooperative communication method based on LDPC code[J].Acta Electronica Sinica,2007,35(4):712-715.(in Chinese)
[9]
姜小波,聂正华.用于CMMB的低运算复杂度LDPC解码算法[J].电子学报,2010,38(7):1612-1615. JIANG Xiao-bo,NIE Zheng-hua.Low computational complexity algorithms of LDPC decoder for CMMB[J].Acta Electronica Sinica,2010,38(7):1612-1615.(in Chinese)
[10]
Fan Yong-jie.Full custom design of comparators for LDPC decoder.2009 IEEE Region 10 Conference.Singapore:2009.1-4.
[11]
Xiaobo Jiang.Multi-rate LDPC decoder implementation for CMMB.2010 International Symposium on Intelligent Signal Processing and Communication Systems.Xi’an:2010.1-4.
[12]
Shun-Wen Cheng.A high-speed magnitude comparator with small transistor count.Electronics,Circuits and Systems,2003,3:1168-1171.
[13]
Johnson D,Akella V.Design and analysis of asynchronous adders[J].Computers and Digital Techniques,IEE Proceedings,1998,145(1):1-8.
