J Calandrino,J Anderson,D Baumberger.A hybrid real-time scheduling approach for large-scale multi-core platforms.Proceedings of the 19th Euromicro Conference on Real-Time Systems.USA:IEEE Press,2007.247-258.
[2]
P Puschner,C Koza.Calculating the maximum execution time of real-time program.Real-time Systems,1989,l(2):159-176.
[3]
C Liu,A Sivasubramaniam,M T Kandemir.Organizing the last line of defense before hitting the memory wall for CMP.Proceedings of HPCA.USA:IEEE Press,2004.176-185.
[4]
Chen Shimin,Gibbons Phillip B,Kozuch Michael.Scheduling threads for constructive cache sharing on CMPs.Proceedings of Annual ACM Symposium on Parallel Algorithms and Architectures.New York:ACM,2007.105-115.
[5]
谭国真,杨际祥,王凡等.多核集群任务分配问题复杂性分析[J].电子学报,2012,40(2):241-246. TAN Guo-zhen,YANG Ji-xiang,WANG Fan,et al.Complexity analysis of task assignment problem on multi-core clusters[J].Acta Electronica Sinica,2012,40(2):241-246.(in Chinese)
[6]
M Paolieri et al.Hardware support for WCET analysis of hard real-time multicore systems.Proceedings of the 36th Annual International Symposium on Computer Architecture.NY,USA:ACM Press,2009.66-75.
[7]
Lundqvist T,Stenstrom P.Timing anomalies in dynamically scheduled microprocessors.Proceedings of IEEE Real-Time Systems Symposium.USA:IEEE Press,1999.12-21.
[8]
X Li,Y Liang,T Mitra,A Roychoudhury.Chronos:A timing analyzer for embedded software.http://www.comp.nus.edu.sg/rpembed/chronos.2007.
[9]
Jun Yan,Wei Zhang.Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches.Proceedings of Real-Time Computing Systems and Applications.USA:IEEE Press,2009.455-463.
[10]
谢子超,陆俊林,佟冬等.一种面向超标量处理器的高能效指令缓存路选择技术[J].电子学报,2011,39(11):2473-2479. XIE Zi-chao,LU Jun-lin,TONG Dong,et al.An energy-efficient combining way selective technique for the instruction cache in superscalar microprocessors[J].Acta Electronica Sinica,2011,39(11):2473-2479.(in Chinese)
[11]
A Andrei,P Eles,Z Peng,J Rosen.Predictable implementation of real-time applications on multiprocessor systems-on-chip.Proceedings of the 21st International Conference on VLSI Design.USA:IEEE Press,2008.103–110.
[12]
S Chattopadhyay,A Roychoudhury,T Mitra.Modeling shared cache and bus in multi-cores for timing analysis.Proceedings of SCOPES.NY,USA:ACM Press,2010.57-67.
[13]
Fangyuan Chen,Dongsong Zhang,Zhiying Wang.Static analysis of run-time inter-thread interferences in shared cache multi-core architectures based on instruction fetching timing.Proceedings of CSAE.USA:IEEE Press,2011.208-212.
[14]
Langenbach M,Thesing S,Heckmann R.Pipeline modeling for timing analysis.Proceedings of Static Analysis Symposium.USA:ACM Press,2002.294-309.
[15]
Li Xianfeng.Microarchitecture Modeling for Timing Analysis of Embedded Software.National University of Singapore:Computer science,2005.
[16]
Li X,Roychoudhury A,Mitra T.Modeling out-of-order processors for software timing analysis.Proceedings of IEEE Real-Time Systems Symposium.USA:IEEE Press,2004.92-103.
[17]
Homepage of SNU real-time benchmark suite.http://archi.snu.ac.kr/realtime/benchmark/.2007.
