S Iyer,A Awadallah,N McKeown.Analysis of a packet switch with the memories running slower than the line rate[A].Proc of IEEE INFOCOM 2000,vol 2[C].Tel Aviv,Israel:IEEE,2000.529-537.
[2]
S Iyer,N McKeown.Making parallel switches practical[A].Proc of IEEE INFOCOM 2001,vol 3[C].Anchorage,Alaska:IEEE,2001.1680-1687.
[3]
Indra Widjaja,Anwar I Elwalid.Exploiting parallelism to boost datapath rate in high-speed IP/MPLS networking[A].Proc of IEEE INFOCOM 2003,vol 1[C].San Francisco California,USA:IEEE,2003.566-575.
[4]
J C R Bennett,C Partridge,N Shectman.Packet reordering is not pathological network ehavior[J].IEEE/ACM Transactions on Networking,1999,7(6):789-798.
S Iyer,N McKeown.Analysis of the Parallel Packet Switch Architecture[J].IEEE/ACM Transactions on Networking,2003,11 (2):314-324.
[7]
A Aslam,K Christensen.A parallel packet switch with multiplexors containing virtual input queues[J].Computer Communications,2004,27(3):1248-1263.
[8]
Yue Chen,Yuguo Dong et al.A packet-order-keeping-demultiplexer in parallel-structure router based on flow classification[A].The 2003 International Conference on Computer Networks and Mobile Computing[C].Shanghai,China:IEEE 2003.415-418.
[9]
Yuguo Dong,Peng Yi,Yunfei Guo.Analysis and designing of the stable parallel packet switch[A].PDCAT 2003[C].Chengdu,China:IEEE 2003.296-300.
Wang W,Dong L,Wolf W.A distributed switch architecture with dynamic load-balancing and parallel input-queued crossbars for terabit switch fabrics[A].Proc of IEEE INFOCOM 2002[C].New York,USA:IEEE,2002.352-361.
[12]
E Blanton,MAllman.On making TCP more robust to packet reordering[J].ACM Computer Communication Review,2002,32(1):20-30.
[13]
H Jonathan Chao,Kung-Li Deng,Zhi-gang Jing.A petabit photonic packet switch (P3S)[A].Proc of IEEE INFOCOM 2003,vol 1[C].San Francisco California,USA:IEEE,2003.775-785.
[14]
A Aslam,K Christensen.Parallel packet switching using multiplexors with virtual input queues[A].2002 Proc of IEEE LCN[C].Tampa,Florida,USA:IEEE,2002.270-277.
[15]
I Keslassy,N McKeown.Maintaining packet order in two-stage switches[A].Proc of IEEE Infocom 2002,vol 2[C].New York,USA:IEEE,2002.1032-1041.
[16]
Yuguo Dong,Peng Yi,Yunfei Guo.Analysis of the stable working for the buffered PPS[A].AINA 2003[C],Xi''an,China:IEEE,2003.252-256.
[17]
Yuguo Dong,Zupeng Li,Yufei Guo.On the load balancing of a parallel switch with input queues[A].PDCAT 2003[C].Chengdu,China:IEEE 2003.301-305.
[18]
E Leonardi,M Mellia,F Neri,M A Marsan.On the stability of inputqueued switches with speed-up[J].IEEE/ACM Transactions on Networking,2001,9(1):104-118.