徐超,何炎祥,吴伟,等.基于模拟关系的编译优化实现正确性验证方法[J].电子学报,2012,40(11):2171-2176. XU Chao,HE Yan-xiang,WU Wei.Verifying implementation correctness of compiling optimization based on simulation relation[J].Acta Electronica Sinica,2012,40(11):2171-2176.(in Chinese)
[2]
Maheswaran M,H J Siegel.ADynamic matching and scheduling algorithm for heterogeneous computing systems .Heterogeneous Computing Workshop .Orlando,USA:IEEE Computer Society,1998.57-69.
[3]
A J Page,T J Naughton.Dynamic task scheduling using genetic algorithms for heterogeneous distributed computing .International Parallel and Distributed Processing Symposium .Denver,USA:IEEE Computer Society,2005.189-197.
[4]
Y H Yang,S S Yu,X L Bin.A new dynamic scheduling algorithm for real-time heterogeneous multiprocessor systems .Proceedings of the Workshop on Intelligent Information Technology Application .Washington,USA:IEEE Computer Society,2007.112-115.
[5]
Nacul A,Regazzoni F,Lajolo M.Hardware scheduling support in SMP architectures .Proceedings of the design automation and test in Europe conference .Nice,France:ACM,2007.1-6.
[6]
江维,常政威,桑楠,等.安全和能量关键的分布式协作任务调度[J].电子学报,2011,39(4):757-762. JIANG Wei,CHANG Zheng-wei,SANG Nan.Scheduling for security and energy-critical distributed collaborative tasks[J].Acta Electronica Sinica,2011,39(4):757-762.(in Chinese)
[7]
X Fu,W Zhang,T Li,J Fortes.Optimizing issue queue reliability to soft errors on simultaneous multithreaded architectures .International Conference on Parallel Processing .Portland,Oregon,USA:IEEE Computer Society,2008.190-197.
[8]
V Sarkar.Optimized unrolling of nested loops[J].International Journal on Parallel Programing,2001,29(5):545-581.
[9]
U Schiffel,et al.Software-implemented hardware error detection:costs and gains .The Third International Conference on Dependability .Venice,Italy:IEEE Computer Society,2010.51-57.
[10]
P Lokuciejewski,et al.Combining worst-case timing models,loop unrolling,and static loop analysis for WCET minimization .Euromicro Conference on Real-Time Systems(ECTRS 09) .Dublin,Ireland:IEEE Computer Society,2009.35-44.
[11]
J S Hu,et al.compiler-directed instruction duplication for soft error detection[J].DATE,2005,1(2):1056-1057.
[12]
A Fedorova,et al.Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler .Parallel Architectures and Compilation Techniques .Brasov,Romania:IEEE Computer Society,2007.25-38.
[13]
S Rehman,M Shafique,F Kriebel,J Henkel.Reliable software for unreliable hardware:embedded code generation aiming at reliability .In Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis .Taipei,Taiwan:ACM,2011.237-246.
[14]
J Lee,et al.Compiler approach for reducing soft errors inregister file .Conference on Languages,Compilers,and Tools for Embedded Systems .Dublin,Ireland:ACM,2009.41-49.
[15]
J Yan,et al.Compiler guided register reliability improvement against soft errors .International Conference on Embedded Software .Jersey City,New Jersey,USA:IEEE Computer Society,2005.203-209.
[16]
V Sridharan.Introducing abstraction to vulnerability analysis .Ph.D.Thesis,2010.45-55.
[17]
N Oh,et al.Error detection by duplicated instructions in superscalar processors[J].IEEE Transaction on Reliability,2002,51(1):63-75.
[18]
T Li,et al.Efficient and scalable multiprocessor fair scheduling using distributed weighted round-robin .Principles and Practice of Parallel Programming .Raleigh,North Carolina,USA:2009.65-74.
