M K Qureshi,Y N Patt.Utility-based cache partitioning:A low-overhead,high-per formance,runtime mechanism to partition shared caches[A].The 39th Annual IEEE /ACM International Symposium on Microarchitecture[C].Washington:IEEE Computer Society Press,2006.423-432.
[2]
T Chen,P Liu,et al.Implementation of a pseudo-LRU algorithm in a partitioned ca che [P].US Patent:7069390,2006-06.
[3]
SPEC CPU2000[OL].http://www.specbench.org/.
[4]
K Luo,J Gummaraju,et al.Balancing throughput and fairness in SMT processors[A] .The 21st International Symposium on Performance Analysis of Systems and Softwar e[C].Washington:IEEE Computer Society Press,2001.164-171.
[5]
朱允敏,张丽伟,等.面向多核处理器的低级并行程序验证[J].电子学报,2009,37(z1): 1-6. ZHU Yun-min,ZHANG Li-wei,et al.Verifying parallel low-level programs for mult i-core processor[J].Acta Electronica Sinica,2009,37(z1):1-6.(in Chinese)
[6]
杨际祥,谭国真,等.多核软件的几个关键问题及其研究进展[J].电子学报,2010,38(9) :2140-2146. YANG Ji-xiang,TAN Guo-zhen,et al.Some key issues and their research progress i n multicore software[J].Acta Electronica Sinica,2010,38(9):2140-2146.(in Chine se)
[7]
Suo Guang,Yan Xunjun,Liu Guanghui,et al.IPC-based cache partitioning:an IPC-or iented dynamic shared cache partitioning mechanism[A].International Conference on Convergence and Hybrid Information Technology[C].Washington:IEEE Computer Society Press,2008.399-406.
[8]
S Kim,D Chandra,Y Solihin.Fair cache sharing and partitioning in a chip multipro cessor architecture[A].The 13th International Conference on Parallel Architect ure and Compilation Techniques[C].Washington:IEEE Computer Society Press,2004. 111-122.
[9]
K Kedzierski,M Moreto,F J Cazorla,et al.Adapting cache partitioning algorithms t o pseudo-LRU replacement policies[A].2010 IEEE International Symposium on Par allel & Distributed Processing[C].Piscataway:IEEE Press,2010.1-12.
[10]
Sun Microsystems,Inc.UltraSPARC T2 supplement to the UltraSPARC architecture 200 7,Draft D1.4.3[OL].http://www.opensparc.net/docs/UST2-UASup pl-current-draft-HP-EXT.pdf,2007.
[11]
M K Qureshi,D N Lynch,O Mutlu,et al.A case for MLP-aware cache replacement[A] .The 33th Annual International Symposium on Computer Architecture[C].Washingto n:IEEE Computer Society Press,2006.167-178.
[12]
J Sharke.M-Sim:A flexible,multithreaded architectural simulation environment[R].Department of Computer Science,State University of New York at Binghamton,Tec h Report CS-TR-05-DP01,2005.
[13]
A Snavely,et al.Symbiotic jobscheduling for a simultaneous multithreading proces sor[A].The International Conference on Architectural Support for Programming L anguages and Operating Systems[C].New York:ACM Press,2000.234-244.
