Way Kuo,Taeho Kim.An overview of manufacturing yield and reliability modeling for semiconductor products [J].Proceedings of the IEEE,1999,87(8):1329-1344.
[2]
赵天绪,段旭朝,郝跃.基于制造成品率模型的集成电路早期可靠性估计[J].电子学报,2005,33(11):1965-1968. Zhao Tian-xu,Duan Xu-chao,Hao Yue.Estimation of early-life reliability based on integrated-circuit yield model [J].Acta Electronica Sinica,2005,33(11):1965-1968.(in Chinese)
[3]
Kyungmee O Kim,Way Kuo,Wen Luo.A relation model of gate oxide yield and reliability [J].Microelectronics Reliability,2004,44(3):425-434.
[4]
Military Handbook.Reliability Prediction of Electronic Equipment [M].MILHDBK-217F,Washington:Department of defense,1991.
[5]
Jie Han,Hao Chen,Erin Boykin,et al.Reliability evaluation of logic circuits using probabilistic gate models [J].Microelectronics Reliability,2011,51(2):468-476.
[6]
Jie Xiao,Jianhui Jiang,Xuguang Zhu,et al.A method of gate-level circuit reliability estimation based on iterative PTM model [A].Proceedings of the IEEE 17th Pacific Rim International Symposium on Dependable Computing[C].Los Alamitos:IEEE Computer Society,2011.276-277.
[7]
王真,江建慧.基于概率转移矩阵的串行电路可靠度计算方法 [J].电子学报,2009,37(2):241-247. Wang Zhen,Jiang Jian-hui.A serial method of circuit reliability calculation based on probabilistic transfer matrix [J].Acta Electronica Sinica,2009,37(2):241-247.(in Chinese)
[8]
肖杰,江建慧.结合版图结构信息的基本门电路故障概率估计 [J].电子学报,2012,40(2):235-240. Xiao Jie,Jiang Jian-hui.The estimation of fault probability of elementary gates based on the layout structure information [J].Acta Electronica Sinica,2012,40(2):235-240.(in Chinese)
[9]
肖杰,江建慧.考虑时间因素的不同基本门故障概率计算 [J].电子学报,2013,41(4):666-673. Xiao Jie,Jiang Jian-hui.The calculation of fault probability of different elementary gates considering time factor [J].Acta Electronica Sinica,2013,41(4):666-673.(in Chinese)
[10]
肖杰,江建慧.面向缺陷分析的广义门电路故障概率的计算[J].计算机辅助设计与图形学学报,2013,25(4):564-572. Xiao Jie,Jiang Jian-hui.Defectanalysis oriented calculation of fault probability for generalized gates [J].Journal of Computer-Aided Design & Computer Graphics,2013,25(4):564-572.(in Chinese)
[11]
Walid Ibrahim,Valeriu Beiu,Azam Beg.GREDA:A fast and more accurate gate reliability EDA tool [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2012,31(4):509-521.
[12]
Thomas S Barnett,Adit D Singh,Victor P Nelson.Extending integrated-circuit yield-models to estimate early-life reliability [J].IEEE Transactions on Reliability,2003,52(3):296-300.
[13]
Kyungmee O Kim.Relating integrated circuit yield and time-dependent reliability for various defect density distributions [J].IEEE Transactions on Reliability,2006,55(2):307-313.
[14]
Fred Kuper,J Van Der Pol,Eric Ooms,et al.Relation between yield and reliability of integrated circuits:experimental results and application to continuous early failure rate reduction programs[A].Proceedings of IEEE International Reliability Physics Symposium[C].New Jersey:IEEE Electron Devices Society,1996.17-21.
[15]
William J Roesch,Dorothy June M Hamada.Studying yield and reliability relationships for metal defects [A].Proceedings of IEEE International Workshop on Reliability of Compound semiconductors[C].New Jersey:IEEE Electron Devices Society,2004.121-133.
[16]
Jacob A Van Der Pol,Eric R Ooms,Toon Van''t Hof,et al.Impact of screening of latent defects at electrical test on the yield-reliability relation and application to burn-in elimination [A].Proceedings of IEEE International Reliability Physics Symposium[C].New Jersey:IEEE Electron Devices Society,1998.370-377.
[17]
Jack C Lee,Chen Ih-Chin,Hu Chenming.Modeling and characterization of gate oxide reliability [J].IEEE Transactions on Electron Devices,1998,35(12):2268-2278.
[18]
J Joseph Clement.Electromigration modeling for integrated circuit interconnect reliability analysis [J].IEEE Transactions on Device and Materials Reliability,2001,1(1):33-42.
[19]
Charles H Stapper.Modeling of defects in integrated circuit photolithographic patterns [J].IBM Journal of Research and Development,1984,28(4):461-475.
[20]
Israel Koren,Zahava Koren,Ch Stepper.A unified negative-binomial distribution for yield analysis of defect-tolerant circuits [J].IEEE Transactions on Computers,1993,42(6):724-734.
[21]
Walter Carl Riordan,Russell Miller,John M Sherman,et al.Microprocessor reliability performance as a function of die location for a 0.25 μ,five layer metal CMOS logic process [A].Proceedings of IEEE International Symposium on Reliability Physics[C].New Jersey:IEEE Electron Devices Society,1999.1-11.
