Hu J,Marculescu R.DyAD-smart routing for networks-on-chip[A].Proc.DAC[C].San Diego,CA:ACM Press,2004.260-233.
[2]
Gratz P,Grot B,Keckler S W.Regional congestion awareness for load balance in networks-on-chip[A].Proc.HPCA[C].Salt Lake City,UT:IEEE,2008.203-214.
[3]
Tedesco L,Clermidy F,Moraes F.A monitoring and adaptive routing mechanism for QoS traffic on mesh NoC architectures[A].Proc.CODES+ISSS[C].Grenoble,France:ACM Press,2009.109-118.
[4]
Murali S,Theocharides T,Vijaykrishnan N,et al.Analysis of error recovery schemes for networks on chips[J].IEEE Design&Test of Computers,2005,22(5):434-442.
[5]
Zou Y,Pasricha S.NARCO:neighbor aware turn model-based fault tolerant routing for NoCs[J].IEEE Embedded Systems Letters,2010,2):85-89.
[6]
付斌章,韩银和,李华维,等.面向高可靠片上网络通信的可重构路由算法[J].计算机辅助设计与图形学学报,2011,23):448-455. Fu Bin-zhang,Han Yin-he,Li Hua-wei,et al.Building resilient NoC with a reconfigurable routing algorithm[J].Journal of Computer-Aided Design & Computer Graphics,2011,23):448-455.(in Chinese)
[7]
Fu B,Han Y,Li H,et al.A new multiple-round dimension-order routing for networks-on-chip[J].IEICE Transactions on Information and Systems,2011,E94-D(4):809-821.
[8]
Ge Fen,Wu Ning.Genetic algorithm based mapping and routing approach for network on chip architectures[J].Chinese Journal of Electronics,2010,19(1):91-96.
[9]
Jesshope C R,Miller P R,Yantchev J T.High performance communications in processor network[A].Proc.ISCA[C].Jerusalem,Israel:IEEE,1989.150-157.
[10]
杨盛光,李丽,高明伦,等.面向能耗和延时的NoC映射方法[J].电子学报,2008,36(5):937-942. Yang Sheng-guang,Li Li,Gao Ming-lun,et al.An energy and delay-aware mapping method of NoC[J].Acta Electronica Sinica,2008,36(5):937-942.(in Chinese)
[11]
Li M,Zeng Q A,Jone W B.DyXY-a proximity congestion-aware deadlock-free dynamic routing method for network on chip[A].Proc.DAC[C].San Francisco,CA:ACM Press,2006.849-852.
[12]
Ramanujam R S,Lin B.Destination-based adaptive routing on 2D mesh networks[A].Proc.ANCS[C].San Diego,CA :IEEE,2010.1-12.
Greenfield D,Banerjee A,Lee J G,et al.Implications of rent''s rule for noc design and its fault-tolerance[A].Proc.NOCS[C].Princeton,NJ:IEEE,2007.283-294.
[15]
Ali M,Welzl M,Hessler S.A fault tolerant mechanism for handling permanent and transient failures in a network on chip[A].Proc.ITNG[C].Las Vegas,NV:IEEE,2007.1027-1032.
[16]
Rameshan N,Laxmi V,Gaur M S,et al.Minimal path,fault tolerant,QoS aware routing with node and link failures in 2-D mesh NoC[A].Proc.DFT[C].Kyoto,Japan:IEEE,2010.60-66.
Ho C,Stockmeyer L.A new approach to fault-tolerant wormhole routing for mesh-connected parallel computers[J].IEEE Transactions on Computers,2004,54):427-439.
[19]
Mejia A,Flich J,Duato J,et al.Segment based routing:an efficient fault-tolerant routing algorithm for meshes and tori[A].Proc.IPDPS[C].Rhodes Island,Greece:IEEE,2006.84-93.
[20]
Dick R P,Rhodes D L,Wolf W.TGFF:task graphs for free[A].Proc.CODES[C].Seattle,Washington:IEEE,1998.97-101.
