贺鹏程. 面向流的多核分组处理与传输技术研究[D]. 北京:中国科学院研究生院, 2010. He Peng-cheng. Studying flow based packet scheduling and transimission on multi-core processor[D]. Beijing: Graduate University of Chinese Academy of Sciences, 2010.
[2]
Guo D, Liao G, Bhuyan L, et al. A scalable multithreaded L7-filter design for multi-core servers[C]∥Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems. New York, USA: ACM Press, 2008:60.
[3]
Ahuja V, Farrens M, Ghosal D. Cache-aware affinitization on commodity multicores for high-speed network flows[C]∥Proceedings of the Eighth ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ACM, 2012:39-48.
[4]
宋毅. 数据复制转发平滑引擎的多核网络软件框架技术研究[D]. 北京:中国科学院大学物理学院, 2013. Song Yi. The research of multicore network software framework of data copying relaying and smoothing engine[D]. Beijing: School of Physics, University of Chinese Academy of Sciences, 2013.
[5]
Cho J Y, Jin H W, Lee M, et al. On the core affinity and file upload performance of hadoop[C]∥Proceedings of the 2013 International Workshop on Data-Intensive Scalable Computing Systems.New York, USA: ACM Press, 2013:25-30.
[6]
Gaud F, Geneves S, Lachaize R, et al. Efficient workstealing for multicore event-driven systems[C]∥2010 IEEE 30th International Conference on Distributed Computing Systems,Genova,2010: 516-525.
[7]
Haller P, Odersky M. Scala actors: unifying thread-based and event-based programming[J]. Theoretical Computer Science, 2009, 410(2/3): 202-220.
Breznick A. A switch in time: the role of switched digital video in easing the looming bandwidth crisis in cable[J]. Communications Magazine, IEEE, 2008, 46(7):96-102.
Li J, Chen J, Li M, et al. A multi-core architecture for video streaming[J]. Applied Mechanics and Materials, 2013, 411:960-965.
[12]
郭秀岩. 面向多核的多层次实时网络数据流调度技术研究[D]. 合肥:中国科学技术大学信息科技学院, 2011. Guo Xiu-yan. The research of multi-level real-time network stream scheduling on multicore network processor[D]. Hefei: School of Information Science and Technology,University of Science and Technology of China, 2011.
[13]
Zhou Y. Hardware acceleration for power efficient deep packet inspection[D].Dublin:Dublin City University, 2012.
[14]
Bae K, Ok S, Son H, et al. An Efficient Interworking Architecture of a Network Processor for Layer 7 Packet Processing[M].Communication and Networking: Springer, 2012:136-146.
[15]
Meng J, Chen X, Chen Z, et al. Towards High-performance Ipsec on Cavium Octeon Platform[M]. Berlin:Trusted Systems, Spriger Berlin Heidelberg,2011:37-46.
[16]
Li M, Zhang W, Chen X, et al. Performance evaluation of an ip-san initiator based on multi-core network processors[C]∥International Conference on Computer Technology and Development, 3rd (ICCTD 2011),ASME Press, 2011:1-5.
[17]
Lee K. OpenNP : a generic programming model for network processors[D].Lancashire:Lancaster University, 2006.
[18]
Plishker W, Keutzer K. NP-Click: a productive software development approach for network processors[J]. IEEEE Micro, 2004, 24(5):45-54.
[19]
闫守孟. 面向网络处理器的软件平台关键技术研究[D]. 西安:西北工业大学计算机学院, 2005. Yan Shou-meng. Key technologies study on network processors' software platform[D]. Xi'an:School of Computer Science,Northwestern Polytechnical University, 2005.