Toffoli T. Reversible computing [J]. Lecture Notes in Computer Science, 1980(85):632-644.
[4]
Bennett C H. Logical reversibility of computation [J]. IBM Journal of Research and Development, 1973, 17(6): 525–532.
[5]
Thapliyal H, Kotiyal S and Srinivas M B . Novel BCD adders and their reversible logic implementation for IEEE 754r format[C]. Proceedings of the 19th International Conference on VLSI Design, 2006:3-7.
[6]
Haghparast M and Navi K. A novel reversible BCD adder for nanotechnology based systems [J]. American Journal of Applied Sciences, 2008,5 (3):282-288.
[7]
Ali M B, Rahman H A, Rahman M M. Design of High Performance Reversible Multiplier [J], International Journal of Computer Science, 2011,8(6):134-141.
[8]
Ali M B, Rahman M M, Rahman H A. Design and Optimization of Nanometric Reversible 4Bit Numerical Comparator[C]. Proceedings of International Conference on Informatics, Electronics &Vision(ICIEV), 2012:577-581.
[9]
Ni Lihui, Guan Zhijin, Dai Xiaoyu, Li Wenjuan. Using New Designed NLG Gate for the Realization of Four-bit Reversible Numerical Comparator[C]. Proceedings of International Conference on Educational and Network Technology(ICENT), 2010:254-258.
Li Mingcui. Design and Optimization of Reversible Numerical Comparator Based on Toffoli Gate[J]. Journal of East China Jiaotong University, 2011,28(6);91-95
Xu Ming-qiang, Guan Zhi-jin, Ni Li-hui. Algorithm Based on Related Selection for Reversible Logic Synthesis[J]. Journal of Computer-Aided Design & Computer Graphics, 2012, 24(9):1218-1225.
[14]
Thapliyal H, Srinivas M B.Novel Reversible Multiplier Architecture Using Reversible TSG Gate[C]. Proceedings of the 4th ACS/IEEE International Conference on Computer Systems and Applications, 2006:100-103.
[15]
Ehsanpour M, Moallem P,Vafaei A. Design of a novel reversible multiplier circuit using modified full adder[C]. Proceedings of Computer Design and Applications(ICCDA), 2010(3):230-234.
