？？BADER M E, HALL R P, STRASSER G. Integrated processing equipment [J]. Solid State Technology,1990,33(5):149-154.
[2]
？？BURGGRAAF P.Coping with the high of wafer fabs [J].Semicond International, 1995,38(3):45-50.
[3]
？？KAMATH M. VISWANADHAM N. Application of Petri net based model in the modeling and analysis of flexible manufacturing systems [A].Proceeding of 1986 IEEE Conference Robotics Automat [C]. New York，NY，USA:IEEE,1986.312-316.
[4]
？？ZHOU M, DICESARE F, DESROCHERS A.A hybrid methodology for synthesis of Petri net models for manufacturing systems [J]. IEEE Transactions Robotics and Automation, 1992，8(3):350-361.
[5]
？？TENG Shaohua,WU Naiqi. Deadlock avoidance for an integrated equipment in semiconductor fabrication [J].Computer Integrated Manufacturing Systems,2003,9(1):25-32(in Chinese). [滕少华，伍乃骐.一种半导体自动化制造系统中的死锁避免 [J].计算机集成制造系统，2003，9(1):25-32.]
[6]
？？WU N Q，ZHOU M C. Deadlock avoidance in semiconductor track systems [A].Proceedings 2002 IEEE International Conference on Robotics and Automation [C]. Washington，WA，USA:IEEE,2002.193-198.
[7]
？？RU Yu, WU Weimin. Finite capacity place method based deadlock prevention algorithm [J].Journal of System Simulation，2003，15(9):59-66（in Chinese）. [茹？？雨,吴维敏.基于有限容量库所方法的死锁防止算法 [J].系统仿真学报，2003，15(9):59-66.]
[8]
？？LAFTIT S, PROTH J M, XIE X L.Optimization of invariant criteria for event graphs [J].IEEE Transactions on Automatic Control, 1992,AC-37(5): 547-555.
[9]
？？PERKINSON T L, MACLARTY P K, GYURCSIK R S,et al.Single-wafer cluster tool performance:an analysis of throughput [J]. IEEE Transactions on Semiconductor Manufacturing,1994,7(3):369-373.
