CALDWELL A,KAHNG A B,MANTIK S,et al.Implications of area-array I/O for row-based placement methodology[C]//Proceedings of the IC/Package Design Integration Symposium.Piseataway,NJ.IEEE,1998:93-98.
[2]
YASAR G,CHIU C,PROCTOR R A,et al.I/O cell placement and electrical checking methodology for ASICs with peripheral I/Os[C]//Proceedings of the Quality Electronic Design Symposium.Piscataway,NJ:IEEE,2001:71-75.
[3]
LIU I-min,CHEN Hung-ruing,CHOU Tan-li,et al.Integrated power supply planning and floorplanning[C]//Proceedings of the ASP-DAC.Piscataway,NJ:IEEE,2001:589-594.
[4]
WANG Kai,MAREK-SADOWSKA M.On-chip power-supply network optimization using multigrid-based technique[J].Computer-aided Design of Integrated Circuits and Systems,2905,24(3):407-417.
[5]
CHOWDHURY S.Optimum design of reliable IC power networks having general graph topologies[C]//Proceedings of the Design Automation Conference.Piscataway,NJ:IEEE,1989:787-790.
[6]
PEDRAM M,CHAUDHARY K,KUH E S.I/O pad assignment based on the circuit structure[C]//Proceedings of the Computer Design.Piseataway,NJ:IEEE,1991:314-318.
[7]
XIANG Hua,TANG Xiao-ping,WONG M D F.Bus-driven floorplanning[J].Computer-aided Design of Integrated Circuits and Systems,2004,23(11):1522-1530.
