全部 标题 作者
关键词 摘要

OALib Journal期刊
ISSN: 2333-9721
费用:99美元

查看量下载量

相关文章

更多...

Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks

DOI: 10.1155/2012/474765

Full-Text   Cite this paper   Add to My Lib

Abstract:

A Hybrid router architecture for Networks-on-Chip “NoC” is presented, it combines Spatial Division Multiplexing “SDM” based circuit switching and packet switching in order to efficiently and separately handle both streaming and best-effort traffic generated in real-time applications. Furthermore the SDM technique is combined with Time Division Multiplexing “TDM” technique in the circuit switching part in order to increase path diversity, thus improving throughput while sharing communication resources among multiple connections. Combining these two techniques allows mitigating the poor resource usage inherent to circuit switching. In this way Quality of Service “QoS” is easily provided for the streaming traffic through the circuit-switched sub-router while the packet-switched sub-router handles best-effort traffic. The proposed hybrid router architectures were synthesized, placed and routed on an FPGA. Results show that a practicable Network-on-Chip “NoC” can be built using the proposed router architectures. 7 × 7 mesh NoCs were simulated in SystemC. Simulation results show that the probability of establishing paths through the NoC increases with the number of sub-channels and has its highest value when combining SDM with TDM, thereby significantly reducing contention in the NoC. 1. Introduction Real-time applications have grown in complexity and require more and higher-power computing resources. These applications are then suitable to be run on parallel environments such as MultiProcessor Systems-on-Chip “MPSoC” platforms. However, application performance in an MPSoC platform strongly depends on the on-chip interconnection network used to carry communications between cores in the platform. Since Real-time applications generate both streaming and best-effort traffics, there is then a need for the on-chip interconnection network to provide QoS for the streaming traffic and data completion for the best-effort traffic. Streaming traffic is best handled in circuit-switched network. Since communication resources are prereserved before any data transfer, QoS is thereby intrinsically supported. Circuit switching often leads to a poor usage of communication resources, since reserved resources for a transaction are exclusively used by that transaction. For that reason, it is not suitable for best-effort traffic. Best-effort traffic is well handled in packet-switched network, however, because of its nondeterministic behavior; packet switching is not suitable for streaming traffic. To improve resource utilization in circuit-switched networks, time division

References

[1]  G. De Micheli and L. Benini, Networks On Chips: Technology and Tools, Morgan Kaufman, 2006.
[2]  M. A. A. Faruque and J. Henkel, “QoS-supported on-chip communication for multi-processors,” International Journal of Parallel Programming, vol. 36, no. 1, pp. 114–139, 2008.
[3]  E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, “QNoC: QoS architecture and design process for network on chip,” Journal of Systems Architecture, vol. 50, no. 2-3, pp. 105–128, 2004.
[4]  N. Kavaldjiev, G. J. M. Smit, P. G. Jansen, and P. T. Wolkotte, “A virtual channel network-on-chip for GT and BE traffic,” in Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, pp. 211–216, March 2006.
[5]  K. Goossens, J. Dielissen, and A. Radulescu, “?THEREAL network-on-chip concepts,” IEEE Design and Test of computers, vol. 22, no. 5, pp. 414–421, 2005.
[6]  S. Bourduas and Z. Zilic, “A hybrid ring/mesh interconnect for network-on-chip using hierarchical rings for global routing,” in Proceedings of the 1st International Symposium on Networks-on-Chip (NOCS '07), pp. 195–202, May 2007.
[7]  N. E. Jerger, M. Lipasti, and L. S. Peh, “Circuit-switched coherence,” IEEE Computer Architecture Letters, vol. 6, no. 1, pp. 5–8, 2007.
[8]  M. Modarressi, H. Sarbazi-Azad, and M. Arjomand, “A hybrid packet-circuit switched on-chip network based on SDM,” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '09), pp. 566–569, April 2009.
[9]  A. Leroy, P. Marchal, A. Shickova, F. Catthoor, F. Robert, and D. Verkest, “Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs,” in Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis (CODES+ISSS '05), pp. 81–86, September 2005.
[10]  A. K. Lusala and J.-D. Legat, “A hybrid router combining SDM-based circuit switching with packet switching for On-Chip networks,” in Proceedings of the International conference on Reconfigurable Computing and FPGAs (ReConFig '10), pp. 340–345, Quintano Roo, Mexico, December 2010.

Full-Text

Contact Us

service@oalib.com

QQ:3279437679

WhatsApp +8615387084133