Tahmasebi A, Kamali A, Kanani Z D K, et al. A simple background interstage gain calibration technique for pipeline ADCs //Proceedings of ICSAP. Kuala Lumpur, Malaysia: ICSAP, 2009:221 224.
[2]
Hu Xiao, Hong Ma, Peng Juan, et al. State-of-art in Volterra series modeling for ADC nonlinearity //Proceedings of IEEE Second Asia International Conference on Modeling & Simulation. Kuala Lumpur, Malaysia: , 2008:1043 1047.
[3]
Bj？rsell N, R？nnow D, H？ndel P. Measuring Volterra kernels of analog to digital converters using a stepped three-tone scan //Proceedings of IMTC 2006 Instrumentation and Measurement Technology Conference. Sorrento, Italy: , 2006:24 27.
[4]
Boyd S, Tang Y S, Chua L O. Measuring Volterra kernels[J]. IEEE Transactions on Circuits and Systems, 1983,CAS-30:571 577.
[5]
Jiang Xicheng, Wang Hengyu, Chang Frank. A 2 GS/s 6b ADC in 0.18 μm CMOS //Proceedings of ISSCC Dig Tech, Los Angeles: ISSCC, 2003:322 323.
[6]
Choi Michael, Abidi A A. A 6 bit 1.3 GSample/s A/D converter in 0.35 μm CMOS //Proceedings of ISSCC.Los Angeles: ISSCC, 2001:322 323.
[7]
Mirri D, Pasini G, Traverso P A, et al. A finite-memory discrete-time convolution approach for the nonlinear dynamic modeling of S/H-ADC devices[J]. Computer Standards & Interfaces, 2003,25:33 44.
[8]
Yang Yang, Motafakker-fard Ali, Jalali Bahram. Linearization of ADCs via digital post processing //Proceedings of IEEE International Symposium on Circuits and Systems. Rio de Janeiro, Brazil: , 2011:989 992.
