Huang Shenjui, Chen Saugee. A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15.3c system[J]. IEEE Transactions on Circuits and Systems I-Regular Papers, 2012,59(8):1752-1765.
[2]
Bi G A, Ju Y T. Radix-3 fast algorithms for polynomial time frequency transforms[J]. Signal Processing, 2008,88(9):2316-2322.
[3]
Daisuke Takahashi, Yasumasa Kanada. High-performance radix-2,3 and 5 parallel 1-D complex FFT algorithms for distributed-memory parallel computers[J]. Journal of Super-Computing, 2000,15(2):207-228.
[4]
Despain A M. Very fast Fourier transform algorithms hardware for implementation[J]. IEEE Trans on Comput, 1979, C-28(5):333-341.
[5]
Macleod M D. Multiplierless Winograd and prime factor FFT implementation[J]. IEEE Signal Processing Letters, 2004,11(9):740-743.
[6]
Hsiao C F, Chen Y, Lee C Y. A generalized mixed-radix algorithm for memory-based on FFT processors[J]. IEEE Transactions on Circuits and Systems-Ⅱ: Express Briefs, 2010,57(1):26-30.
[7]
Langemeyer S, Pirsch P, Blume H. A FPGA architecture for real-time processoring of variable-length FFTs[C]//Proceedings of 2011 IEEE International Conference on Acoustics, Speech, and Signal. Prague, Czech Republic:[s.n.], 2011:1705-1708.
[8]
王巍.雷达信号处理系统小型化设计与实现技术研究[D].北京:北京理工大学信息与电子学院,2005. Wang Wei. Research on miniaturization design and implementation technology of radar signal processing system[D]. Beijing: School of Information and Electronics, Beijing Institute of Technology, 2005. (in Chinese)
[9]
Yu Chu, Yen Mao-Hsu, Hsiung Pao-Ann, et al. A low-power 64-point FFT/IFFT processor for OFDM applications[J]. IEEE Transactions on Consumer Electronics, 2011,57(1):40-45.
[10]
Hussian W, Garzia Fabio, Ahonen Tapani, et al. Designing fast Fourier transform accelerators for orthogonal frequency-division multiplexing systems[J]. Journal of Signal Processing Systems for Signal Image and Video Technology, 2012,66(2):161-171.
[11]
Yu Jiyang, Li Yang, Huang Dan, et al. Design and implementation of high speed signal precision floating-point radix-3 butterfly unit[J]. Chinese Journal of Science Instrument, 2010,31(12):2675-2681.
[12]
Johan L, Peter N. On hardware implementation of radix 3 and radix 5 FFT Kernels for LTE systems[C]//Proceedings of NORCHIP. Lund, Sweden:[s.n.], 2011:1-4.
[13]
Kim D S, Lee S S, Song J Y, et al. Design of a mixed prime factor FFT for portable digital radio mondiale receiver[J]. IEEE Transactions on Consumer Electronics,2008,54(4):1590-1594.
[14]
Liu Zhenyu, Wang Hongkai, Xie Qunfang, et al. Implementation of prime-point DFTs with programmable processors[C]//Proceedings of 2012 International Conference on Systems and Informatics (ICSAI 2012). Yantai, China:[s.n.], 2012:1693-1697.
